Graphical programs with FIFO structure for controller/FPGA...

Data processing: software development – installation – and managem – Software program development tool – Editing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Reexamination Certificate

active

07945895

ABSTRACT:
System and method for communicating between graphical programs executing on respective devices, e.g., a programmable hardware element (PHE) and a controller. The system includes a first node representing a first in, first out (FIFO) structure, and a second node providing a controller interface to the FIFO structure. A first portion of the FIFO is implemented on the PHE, and a second portion of the FIFO is implemented in memory of the controller. The first and second nodes are operable to be included respectively in first and second graphical programs, where the first graphical program is deployable to the PHE, where the second graphical program is deployable to the controller, and where the graphical programs communicate via the FIFO in cooperatively performing a specified task. The FIFO may implement a Direct Memory Access (DMA) FIFO, where at least part of a DMA controller is implemented on or coupled to the PHE.

REFERENCES:
patent: 4914568 (1990-04-01), Kodosky et al.
patent: 5481741 (1996-01-01), McKaskle et al.
patent: 6173438 (2001-01-01), Kodosky et al.
patent: 6784903 (2004-08-01), Kodosky et al.
patent: 7024660 (2006-04-01), Andrade
patent: 7028222 (2006-04-01), Peterson et al.
patent: 6219628 (2006-07-01), Kodosky
patent: 6763515 (2006-07-01), Vazquez
patent: 7085670 (2006-08-01), Odom et al.
patent: 7530052 (2009-05-01), Morrow et al.
patent: 7565609 (2009-07-01), Vrancic et al.
patent: 2001/0020291 (2001-09-01), Kudukoli et al.
patent: 2003/0034998 (2003-02-01), Kodosky et al.
patent: 2003/0040881 (2003-02-01), Steger et al.
patent: 2003/0192032 (2003-10-01), Andrade et al.
patent: 2004/0015924 (2004-01-01), Shah et al.
patent: 2005/0257194 (2005-11-01), Morrow
patent: 2005/0257195 (2005-11-01), Morrow et al.
patent: 2006/0015862 (2006-01-01), Odom
patent: 2006/0041859 (2006-02-01), Vrancic
patent: 2006/0053211 (2006-03-01), Kornerup
patent: 2007/0044072 (2007-02-01), Hayles
patent: 2007/0088865 (2007-04-01), Breyer
patent: 1 004 085 (2003-08-01), None
International search report and written opinion for application No. PCT/US2006/041012 mailed Jun. 6, 2007.
Steven S. Lumetta and David E. Culler; “Managing Concurrent Access for Shared Memory Active Messages”; IEEE Proceedings of the International Parallel Processing Symposium; Apr. 1998; pp. 272-278.
Michel Dubois and Christoph Scheurich; “Memory Access Dependencies in Shared-Memory Multiprocessors”; IEEE Transactions on Software Engineering; Jun. 1990; pp. 660-673; vol. 16, No. 6.
Narain H. Gehani; “Capsules: A Shared Memroy Access Mechanism for Concurrent C/C++”; IEEE Transactions on Parallel and Distributed Systems; Jul. 1993; pp. 795-811; vol. 4, No. 7.
“LabVIEW Real-Time Module User Manual”, Apr. 2004 Edition; 72 pages; National Instruments Corporation.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Graphical programs with FIFO structure for controller/FPGA... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Graphical programs with FIFO structure for controller/FPGA..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Graphical programs with FIFO structure for controller/FPGA... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2671617

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.