Graphical image convolution using multiple pipelines

Computer graphics processing and selective visual display system – Computer graphics processing – Graph generating

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

G06T 500

Patent

active

059126736

ABSTRACT:
A parallel processor which is capable of partitioned multiplication and partitioned addition operations convolves multiple pixels in parallel. The parallel processor includes a load and store pipeline of a load and store unit which retrieves data from and stores data to memory and one or more arithmetic processing pipelines of an arithmetic processing unit which aligns data and performs partitioned multiplication and partitioned addition operations. A patch of pixels from a source image are convolved substantially simultaneously in the arithmetic processing pipeline of the processor by execution of the partitioned multiplication and partitioned addition operations. At substantially the same time, a subsequent patch of pixels from the source image are read by the load and store unit of the processor. The subsequent patch of the source image is a patch which is aligned with respect to a secondary index and is incremented along a primary index to avoid excessive cache misses when retrieving pixel data for convolution. Reading of pixel data is performed in the load and store pipeline of the processor while the arithmetic processing pipeline substantially simultaneously performs partitioned arithmetic operations on the pixel data to thereby convolve the pixel data.

REFERENCES:
patent: 5228126 (1993-07-01), Marianetti, II
patent: 5604819 (1997-02-01), Barnard
patent: 5628025 (1997-05-01), Chung et al.
Geenley, et al. "UltraSPARC.sup.(.TM.) : The Next Generation Superscalar 64-bit SPARC," Digest of Papers of the Computer Society Computer Conference (Spring) Compcon, Technologies for the Information Superhighway, San Francisco, Mar. 5-9, 1995, No. CONF.40, pp. 442-451.
Kohn, et al. "The Visual Instruction Set (VIS) in Ultrasparc.TM.," Digest of Papers of the Computer Society Computer Conference (Spring) Compcon, Technologies for the Information Superhighway, San Francisco, Mar. 5-9, 1995, No. CONF. 40, pp. 462-469.
Denayer, et al. "A Class of Multiprocessors for Real-Time Image and Multidimensional Signal Processing," IEEE Journal of Solid-State Circuits, vol. 23, No. 3, Jun. 1, 1988, pp. 630-638.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Graphical image convolution using multiple pipelines does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Graphical image convolution using multiple pipelines, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Graphical image convolution using multiple pipelines will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-405565

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.