Graphical feedback of disparities in target designs in...

Data processing: software development – installation – and managem – Software program development tool – Code generation

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C717S113000, C717S125000, C327S072000

Reexamination Certificate

active

10374923

ABSTRACT:
An apparatus, program product and method visually represent the disparities between a target design such as a DSP program design and a reference system in connection with the display of a graphical representation of the design, specifically in association with one or more connection elements representing connections defined within the target design. By doing so, a designer, developer or tester who is working with a particular target design is better able to identify and analyze potential problems or other unexpected and/or unintended behaviors in a target design.

REFERENCES:
patent: 4818931 (1989-04-01), Naegeli et al.
patent: 5410648 (1995-04-01), Pazel
patent: 5652874 (1997-07-01), Upson et al.
patent: 5737622 (1998-04-01), Rogers et al.
patent: 5926176 (1999-07-01), McMillan et al.
patent: 6016474 (2000-01-01), Kim et al.
patent: 6026362 (2000-02-01), Kim et al.
patent: 6083278 (2000-07-01), Olson et al.
patent: 6118448 (2000-09-01), McMillan et al.
patent: 6189142 (2001-02-01), Johnston et al.
patent: 6199199 (2001-03-01), Johnston et al.
patent: 6484124 (2002-11-01), MacMullen
patent: 6738964 (2004-05-01), Zink et al.
patent: 6802046 (2004-10-01), Coelho et al.
patent: 6850735 (2005-02-01), Sugar et al.
patent: 6959431 (2005-10-01), Shiels et al.
patent: 2002/0013918 (2002-01-01), Swoboda et al.
patent: 2003/0131325 (2003-07-01), Schubert et al.
patent: 2006/0015862 (2006-01-01), Odom et al.
patent: 2006/0058976 (2006-03-01), Ferris
De Coster, L; Ade, M; Lauwereins, R; Peperstraete, J; “Code Generation for Compiled Bit-True Simulation of DSP Applications”, p. 9-14, 1998 IEEE, retrieved Jun. 13, 2006.
Hu, Jingxuan; McLaren, P.G; Dirks, Erwin; Wang, Pei; Bieswski, B; “A Graphical Block Platform for Real-Time DSP-Based Relay Development”, p. 265-269, 2002 IEEE, retrieved Jun. 13, 2006.
Karnofsky, Kenneth; “Speeding DSP algorithm design”, p. 70-82, Jul. 1996 IEEE, retrieved Jun. 13, 2006.
Sung, Wonyong; Kim, Junedong; Ha, Soonhoi; “Memory Efficient Software Synthesis from Dataflow Graph”, p. 137-142, 1998 IEEE, retrieved Jun. 13, 2006.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Graphical feedback of disparities in target designs in... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Graphical feedback of disparities in target designs in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Graphical feedback of disparities in target designs in... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3837542

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.