Computer graphics processing and selective visual display system – Computer graphic processing system – Integrated circuit
Patent
1994-08-23
1998-11-17
Tung, Kee M.
Computer graphics processing and selective visual display system
Computer graphic processing system
Integrated circuit
345507, 345524, G06F 1576
Patent
active
058383379
ABSTRACT:
A graphic system which includes a display device having a graphic display area which includes a plurality of display portions and a plurality of one-chip semiconductor integrated circuit devices. Each one-chip semiconductor integrated circuit includes memory for storing a plurality of pixel data, each pixel data includes a plurality of bits and color data, and a logic circuit for carrying out logic operation on a unit of one pixel data read out from the memory based on a function signal supplied to the one-chip semiconductor integrated circuit device. The function signal indicates a relation between the unit of one pixel data read out from the memory and pixel data output by the logic circuit. The invention further includes an external device for supplying the function signal to the one-chip semiconductor integrated circuit device. The logic circuits, of the plurality of one-chip semiconductor integrated circuit devices, each carry out the same logic operation in accordance with the function signal. Further the logic circuit of the one-chip semiconductor integrated circuit device outputs pixel data based on the logic operation carried out by the logic circuit so as to display the pixel data from the logic circuit on one of the display portions of the graphic display area of the display device.
REFERENCES:
patent: 3546680 (1970-12-01), Bahrs et al.
patent: 3665419 (1972-05-01), Hartmann et al.
patent: 3787817 (1974-01-01), Goldberg
patent: 3976982 (1976-08-01), Eiselen
patent: 3984670 (1976-10-01), Erickson et al.
patent: 4080651 (1978-03-01), Cronshaw et al.
patent: 4093993 (1978-06-01), Sato
patent: 4095268 (1978-06-01), Kobayashi et al.
patent: 4099231 (1978-07-01), Kotok et al.
patent: 4164787 (1979-08-01), Aranguren
patent: 4231085 (1980-10-01), Bazlen et al.
patent: 4237543 (1980-12-01), Nishio et al.
patent: 4302809 (1981-11-01), Drogichen
patent: 4317114 (1982-02-01), Walker
patent: 4435792 (1984-03-01), Bechtolsheim
patent: 4438493 (1984-03-01), Cushing et al.
patent: 4439829 (1984-03-01), Tsiang
patent: 4450442 (1984-05-01), Tanaka
patent: 4467443 (1984-08-01), Shima
patent: 4484187 (1984-11-01), Brown et al.
patent: 4531120 (1985-07-01), Brownel, Jr. et al.
patent: 4545068 (1985-10-01), Tabata et al.
patent: 4550315 (1985-10-01), Bass et al.
patent: 4559533 (1985-12-01), Bass et al.
patent: 4561072 (1985-12-01), Arakawa et al.
patent: 4570222 (1986-02-01), Oguchi
patent: 4578773 (1986-03-01), Desai et al.
patent: 4613852 (1986-09-01), Maruko
patent: 4616336 (1986-10-01), Robertson et al.
patent: 4639768 (1987-01-01), Ueno et al.
patent: 4641282 (1987-02-01), Ounuma
patent: 4653020 (1987-03-01), Cheselka et al.
patent: 4653030 (1987-03-01), Tachibana et al.
patent: 4660181 (1987-04-01), Saito et al.
patent: 4672534 (1987-06-01), Kamiya
patent: 4685089 (1987-08-01), Patel et al.
patent: 4719601 (1988-01-01), Gray et al.
patent: 4729119 (1988-03-01), Dennison et al.
patent: 4742474 (1988-05-01), Knierim
patent: 4868781 (1989-09-01), Kimura et al.
patent: 4903236 (1990-02-01), Nakayama
patent: 5089993 (1992-02-01), Neal et al.
patent: 5134589 (1992-07-01), Hamano
patent: 5175838 (1992-12-01), Kimura et al.
patent: 5193073 (1993-03-01), Bhova
patent: 5396468 (1995-03-01), Harari et al.
patent: 5424981 (1994-08-01), Kimura et al.
patent: 5523973 (1996-06-01), Kimura et al.
A. Lancaster et al, "a 5V-Only EEPROM with Internal Program/Erase Control", ISSCC 83 Digest of Technical Papers, Session XIII: Nonvolatile Memory, 1983, pp. 164-165.
Alexandridis, N.A., "Microprocessor System Design Concepts," Computer Science Press, 1984, pp. 1-12 and 29-34.
IEEE Transactions on Software Engineering, "A Local Area Network Based on the Uniex Operating System", vol. SE-8, No. 2, Mar. 1982, pp. 137-146.
IBM-TDB, vol. 26, No. 10A, Mar. 1984 "Efficient Bit String Handling with Standard Processing Units", by E. Mumprecht.
"Designating a 1280-by-1024 Pixel Graphic Display Frame Buffer . . . ", Nikkei Electronics, pp. 227-245, published on Aug. 27, 1984.
Aotsu Hiroaki
Enomoto Hiromichi
Ikegami Mitsuru
Kimura Koichi
Kuwabara Tadashi
Hitachi , Ltd.
Tung Kee M.
LandOfFree
Graphic system including a plurality of one chip semiconductor i does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Graphic system including a plurality of one chip semiconductor i, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Graphic system including a plurality of one chip semiconductor i will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-889089