Computer graphics processing and selective visual display system – Computer graphic processing system – Integrated circuit
Patent
1994-12-06
1998-02-10
Tung, Kee M.
Computer graphics processing and selective visual display system
Computer graphic processing system
Integrated circuit
345501, 345522, G09G 500
Patent
active
057174407
ABSTRACT:
A graphic processing system including a main memory for storing a program and information correspond to pixels, a main processor for effecting an execution processing of a program transferred from the main memory or from an external device so as to control the system, display/output devices such as a CRT device and a printer for outputting graphic information attained by controlling pixels arranged in a plurality of dimensions, a frame buffer for storing information corresponding to pixels outputted to the display/output devices, and a graphic processor for receiving a command and parameter information transferred from the main memory and/or the main processor, for generating character and graphic data in accordance with a predetermined processing procedure and for performing a transfer control including an execution of a drawing processing to transfer generated data through first and second address buses and first and second data buses to the main memory and/or the frame buffer, respectively. The system includes a bus connection switch circuit to be controlled by the graphic processor to effect a connection control between the first and second address buses and between the first and second data buses so as to enable execution of a drawing processing in the main memory connected to a bus on the main processor side and a data transfer between the main memory and the frame buffer.
REFERENCES:
patent: 4065862 (1978-01-01), Meyer
patent: 4475161 (1984-10-01), Stock
patent: 4528636 (1985-07-01), Robinson, III
patent: 4533910 (1985-08-01), Sukonick et al.
patent: 4542376 (1985-09-01), Bass et al.
patent: 4564915 (1986-01-01), Evans et al.
patent: 4663735 (1987-05-01), Novak et al.
patent: 4677573 (1987-06-01), Brown et al.
patent: 4710922 (1987-12-01), Scott
patent: 4716527 (1987-12-01), Graciotti
patent: 4717914 (1988-01-01), Scott
patent: 4737951 (1988-04-01), Kruger et al.
patent: 4759014 (1988-07-01), Decker et al.
patent: 4773026 (1988-09-01), Takahara et al.
patent: 4814756 (1989-03-01), Chauvel
patent: 4862480 (1989-08-01), Gupta
patent: 5046023 (1991-09-01), Katsura et al.
patent: 5226119 (1993-07-01), Asai
Stone, Microcomputer Interfacing, Addison-Wesley Publishing Company, 1982, pp. 8-9.
"Nikkei Electronics", May 21, 1984, pp. 221-254.
"LSI Handbook", Ohm-Sha, Ltd. Nov. 30, 1984, pp. 554-556.
"Hitachi Microcomputer 8/16 Bit Microcomputer Peripheral LSI", (HD63484), pp. 522-589.
8080 Wescon Technical Papers, "Graphic Display Processor to Integrate Drawing Algorithms and Display Controls", by Katsura et al, Oct. 30-Nov. 2, 1984 pp. 1-8.
Katsura Koyo
Kikuchi Masahiko
Matsuo Shigeru
Sato Jun
Sone Takashi
Hitachi , Ltd.
Hitachi Engineering Co. Ltd.
Tung Kee M.
LandOfFree
Graphic processing having apparatus for outputting FIFO vacant i does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Graphic processing having apparatus for outputting FIFO vacant i, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Graphic processing having apparatus for outputting FIFO vacant i will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2080796