Computer graphics processing and selective visual display system – Computer graphic processing system – Graphic command processing
Reexamination Certificate
2006-10-25
2010-06-15
Tung, Kee M (Department: 2628)
Computer graphics processing and selective visual display system
Computer graphic processing system
Graphic command processing
C345S506000
Reexamination Certificate
active
07737983
ABSTRACT:
A method for high level synchronization between an application and a graphics pipeline comprises receiving an application instruction in an input stream at a predetermined component, such as a command stream processor (CSP), as sent by a central processing unit. The CSP may have a first portion coupled to a next component in the graphics pipeline and a second portion coupled to a plurality of components of the graphics pipeline. A command associated with the application instruction may be forwarded from the first portion to the next component in the graphics pipeline or some other component coupled thereto. The command may be received and thereafter executed. A response may be communicated on a feedback path to the second portion of the CSP. Nonlimiting exemplary application instructions that may be received and executed by the CSP include check surface fault, trap, wait, signal, stall, flip, and trigger.
REFERENCES:
patent: 4855936 (1989-08-01), Casey et al.
patent: 4862155 (1989-08-01), Dalrymple et al.
patent: 4916301 (1990-04-01), Mansfield et al.
patent: 5097411 (1992-03-01), Doyle et al.
patent: 5230039 (1993-07-01), Grossman et al.
patent: 5293587 (1994-03-01), Deb et al.
patent: 5299309 (1994-03-01), Kuo et al.
patent: 5315696 (1994-05-01), Case et al.
patent: 5706478 (1998-01-01), Dye
patent: 6208361 (2001-03-01), Gossett
patent: 6252610 (2001-06-01), Hussain
patent: 6329996 (2001-12-01), Bowen et al.
patent: 6476808 (2002-11-01), Kuo et al.
patent: 6483505 (2002-11-01), Morein et al.
patent: 6708269 (2004-03-01), Tiruvallur et al.
patent: 6782432 (2004-08-01), Nelson et al.
patent: 6806880 (2004-10-01), Mukherjee et al.
patent: 6833831 (2004-12-01), Emberling et al.
patent: 6867781 (2005-03-01), Van Hook et al.
patent: 6954204 (2005-10-01), Zatz et al.
patent: 7353369 (2008-04-01), Coon et al.
patent: 2003/0001840 (2003-01-01), Spitzer et al.
patent: 2003/0023971 (2003-01-01), Martinolich et al.
patent: 2003/0169259 (2003-09-01), Lavelle et al.
patent: 2004/0008200 (2004-01-01), Naegle et al.
patent: 2004/0135787 (2004-07-01), Parikh et al.
patent: 2004/0160446 (2004-08-01), Gosalia et al.
patent: 2004/0189650 (2004-09-01), Deering
patent: 2005/0030311 (2005-02-01), Hara et al.
patent: 2005/0046633 (2005-03-01), Aleksic et al.
Brothers, et al., Non-Final Office Action, mailed Apr. 22, 2009, filed Aug. 30, 2006, U.S. Appl. No. 11/468,435.
Brothers, et al., Non-Final Office Action, mailed Jun. 8, 2009, filed Oct. 25, 2006, U.S. Appl. No. 11/552,649.
Brothers John
Huang Hsilin
Liao Qunfeng (Fred)
Paltashev Timour
Prokopenko Boris
Craddock Robert
Thomas Kayden Horstemeyer & Risley
Tung Kee M
Via Technologies Inc.
LandOfFree
GPU pipeline multiple level synchronization controller... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with GPU pipeline multiple level synchronization controller..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and GPU pipeline multiple level synchronization controller... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4217748