GPSTP with enhanced aggregation functionality

Details GPSTP with enhanced aggregation functionality GPSTP with enhanced aggregation functionality

2007-10-12

2011-11-22

Gaffin, Jeffrey A (Department: 2129)

Data processing: artificial intelligence

Knowledge processing system

C706S047000, C706S062000

Reexamination Certificate

active

08065249

ABSTRACT:
A general purpose set theoretic processor is enhanced 1) by providing multi-function counters in stead of down-counters, 2) by internalizing the composite Boolean Logic function by introducing a two stage (two matrix) programmable composite Boolean Logic functionality wherein the first stage yields logical products of selected aggregation logic responses (or their complements) and the second stage yields logical sums of selected sets of those logical products, and 3) by providing internal selective re-initialization by means of a re-initialization routing matrix functionality that directs logical sums of Composite Boolean Logic sums of products to selected GPSTP cells to be re-initialized.

REFERENCES:
patent: 3358270 (1967-12-01), Crew et al.
patent: 4094001 (1978-06-01), Miller
patent: 4451901 (1984-05-01), Wolfe et al.
patent: 4531201 (1985-07-01), Skinner, Jr.
patent: 4625295 (1986-11-01), Skinner
patent: 4747072 (1988-05-01), Robinson et al.
patent: 4760523 (1988-07-01), Yu et al.
patent: 5051947 (1991-09-01), Messenger et al.
patent: 7392229 (2008-06-01), Harris et al.
patent: 2002/0032670 (2002-03-01), Watanabe et al.
patent: 2002/0059152 (2002-05-01), Carson et al.
patent: 2002/0125500 (2002-09-01), Mattausch et al.
patent: 2002/0168100 (2002-11-01), Woodall
patent: 2003/0014240 (2003-01-01), Navoni et al.
patent: 2003/0055799 (2003-03-01), Starzyk
patent: 2003/0194124 (2003-10-01), Suzuki et al.
patent: 2003/0229636 (2003-12-01), Mattausch
patent: 2004/0080973 (2004-04-01), Ogura
patent: 2004/0123071 (2004-06-01), Stefan et al.
patent: 2004/0156546 (2004-08-01), Kloth
patent: 2004/0250013 (2004-12-01), Ogura
patent: 2005/0154802 (2005-07-01), Kravec et al.
patent: 2005/0257025 (2005-11-01), Spencer
Neschen, M., “Cumulus—A Scalable Systolic Array for Binary Pattern Recognition and Networks of Associative”, LIX Technical Report, pp. 1-13, 1993.
Mostafavi et al., M., “A Parallel Processor ASIC for Real Time Pattern Recognition”, IEEE, pp. 306-309, 1990.
Shmerko et al., V., “Algorithms of Boolean Differential Calculus for Systolic Processors”, Kibernetika, No. 3, pp. 31-40, May-Jun. 1990.
Chu et al., K., “VLSI Architectures for High Speed Recognition of Context-Free Languages and Finite-State Languages”, IEEE, pp. 43-49, 1982.
Johnsson et al. S., “Matrix Multiplication on Boolean Cubes Using Generic Communication Primitives”, Yale, pp. 1-50, Sep. 1987.
Manner et al., R., “Real-Time Pattern Recognition by Massively Parallel Systolic Processors”, pp. 1-18, Nov. 23, 1995.
Genov, et al., “Kerneltron: Support Vector Machine in Silicon”, IEEE Transactions on Neural Networks, vol. 14, No. 5 (Sep. 2003), pp. 1426-1433.
Genov, et al., “Silicon Support Vector Machine with On-Line Learning,” International Journal of Pattern Recognition, vol. 17 No. 3, World Scientific Publishing Company (2003), pp. 385-404.
Hasan et al., “A VLSI BAM Neural Network Chip for Pattern Recognition Applications,” 1995 IEEE International Conference on Neural Networks Proceedings, IEEE, Part vol. 1, New York, NY (1995), pp. 164-168.
Kurogi, et al., “Multilayered and Columnar Competitive Networks for Spoken Word Recognition,” Proceedings of the 19thInternational Conference on Neural Information Processing (ICONIP'02), vol. 5, Wang, et al., Editors (2002), pp. 2223-2227.
Matshubishi, et al., “A Vector Digital Signal Processor LSI for Speaker-Independent Voice Pattern Matching,” IEEE 1991 Custom Integrated Circuits Conference (1991), pp. 16.4.1-14.4.4.
Ogawa, et al., “A General-Purpose Vector-Quantization Processor Employing Two-Dimensional Bit-Propagating Winner-Take-All,” 2002 Symposium on VLSI Circuits, Digest of Technical Papers, IEEE, Piscataway, NJ (2002), pp. 244-247.
Stormon, “The Coherent Processor TM an Associative Processor Architecture and Applications,” COMPCON Spring'91, Digest of Papers, IEEE Cput. Soc. Press, Los Alamitos, CA (1991), pp. 270-275.
Tsai, et al., “Optimal Speed-Up Parallel Image Template Matching Algorithms on Processor Arrays with a Reconfigurable Bus System,” Computer Vision and Image Understanding, vol. 71, No. 3 (1998), pp. 393-412.
Yamashita, et al., “An Integrated Memory Array Processor with a Synchronous-DRAM Interface for Real-Time Vision Applications,” Proceedings of the 13thInternational Conference on Pattern Recognition, IEEE Comput. Soc. Press, Part vol. 4, Los Alamitos, CA (1996), pp. 575-580.

Affiliated with

Also associated with

Rating

GPSTP with enhanced aggregation functionality does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with GPSTP with enhanced aggregation functionality, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and GPSTP with enhanced aggregation functionality will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4253375