GO/NO GO margin test circuit for semiconductor memory

Details GO/NO GO margin test circuit for semiconductor memory GO/NO GO margin test circuit for semiconductor memory

1984-04-12

1985-02-26

Atkinson, Charles E.

Excavating

324 73R, 365201, 371 21, G01R 3128

Patent

active

045021406

ABSTRACT:
A semiconductor memory circuit (140) includes a plurality of memory cells each having an access transistor (154, 158) and a storage capacitor (162, 166). The memory cells are connected to digit lines (142, 144) each of which is split into halves each connected to one input of a sense amplifier (146, 148). The sense amplifiers (146, 148) operate to pull one of the half digit lines connected thereto to ground while a pull up circuit (220) operates to elevate the other half digit line to the supply voltage. A margin test circuit receives through a control pin (236) an externally supplied test command which generates a test signal (318) to generate marginal low and marginal high voltage states to be written into the memory cells. The marginal low voltage state is generated by a voltage divider (288). The marginal high voltage state is generated by disabling the pull up circuit (220). To prevent loss of the marginal low state the sense amplifiers (146, 148 and 248) are disabled by the internally generated test signal. While the externally supplied test command is applied to the semiconductor memory circuit (140) marginal voltage states are applied to memory cells in accordance with externally supplied address and operational commands. The marginal voltage states are utilized to simplify testing of the circuit.

REFERENCES:
patent: 3506814 (1970-04-01), MacDonald et al.
patent: 3795859 (1974-03-01), Benante et al.
patent: 3916306 (1975-10-01), Patti
patent: 4004222 (1977-01-01), Gebhard
patent: 4055754 (1977-10-01), Chesley
patent: 4301535 (1981-11-01), McKenny et al.
Womack, Schmoo Plot Analysis of Coincident-Current Memory Systems, IEEE Trans. on Electronic Computers, Feb. 1965, pp. 36-44.
Abadeer, Four-State Driver for Memory Testing, IBM Technical Disclosure Bulletin, vol. 23, No. 8, Jan. 1981, pp. 3605-3607.
Chin, Core Storage Unit Tester, IBM Technical Disclosure Bulletin, vol. 12, No. 3, Aug. 1969, pp. 447-448.
Krumm et al., Chip-in-Place Testing Method Permiting High Chip Densities on Ceramic Substrates, IBM Tech. Discl. Bulletin, vol. 23, No. 1, Jun. 1980, p. 204.
Kelley, Imbedded Memory Test Methods, IBM Technical Disclosure Bulletin, vol. 21, No. 12, May 1979, pp. 4911-4913.

Affiliated with

Also associated with

Rating

GO/NO GO margin test circuit for semiconductor memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with GO/NO GO margin test circuit for semiconductor memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and GO/NO GO margin test circuit for semiconductor memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-519765