Global event qualification system

Electricity: measuring and testing – Plural – automatically sequential tests

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

371 15, G01R 3100

Patent

active

048578355

ABSTRACT:
Test logic may be included in the design of an integrated circuit (IC) to facilitate testability. In most instances, an IC's test logic can only be activated while the IC, or logic sections within the IC, are placed in a non-functional test mode. The present invention is directed toward an event qualification structure providing the timing and control required to activate an IC's test logic during normal functional operation.

REFERENCES:
patent: 4023142 (1977-05-01), Woessner
patent: 4513418 (1985-04-01), Bardell et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Global event qualification system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Global event qualification system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Global event qualification system will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-124138

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.