Electrical computers and digital processing systems: processing – Processing architecture – Distributed processing system
Patent
1996-11-27
1999-08-10
Trammell, James P.
Electrical computers and digital processing systems: processing
Processing architecture
Distributed processing system
395704, 395706, 395705, 712201, 712216, G06F 944
Patent
active
059371951
ABSTRACT:
The relationships among predicates are tracked globally by uniformly treating both control flow and explicit predicates by mapping them to a single connected partition graph. This allows for the analysis of predicate relations based on the scope of an entire procedure. This predicate analysis can be invoked by various phases of compiler optimization without being constrained by an incremental update of any persistent data structures.
REFERENCES:
patent: 4782444 (1988-11-01), Munshi et al.
patent: 5161216 (1992-11-01), Reps et al.
patent: 5339238 (1994-08-01), Benson
patent: 5448737 (1995-09-01), Burke et al.
patent: 5659754 (1997-08-01), Grove et al.
patent: 5768595 (1998-06-01), Gillies
Alexandre E. Eichenberger and Edward S. Davidson, "Register Allocation for Predicated Code," In Proc. of the 28th Annual International Symposium on Microarchitecture, Nov. 1995.
N.J. Walters, S.A. Mahlke, W.-M. W. Hwu and B.R. Rau, "Reverse IF-Conversion." In Proc. of the SIGPLAN '93 Conference on Programming Language Design and Implementation, pp. 290-299, Jun. 1993.
S.A. Mahlke, D.C. Lin, W.Y. Chen, R.E. Hank and R.A. Bringmann, "Effective Compiler Support for Predicated Execution Using Hyperblock," In Proc. of the 25th Annual International Symposium on Microarchitecture, pp. 45-54, Dec. 1992.
V. Kathail, M. Schlansker, B. Rau, "HPL PlayDoh Architecture Specification: Version 1.0," Hewlett-Packard Laboratories Technical Report, HPL-93-80, Feb. 1993.
Eichenberger et al., "Stage Scheduling: a Technique to Reduce the Register Requirements of a Modulo Schedule," In Proc. of the 28th Annual International Symposium on Microarchitecture, pp. 338-349, Nov. 1995.
Banerjee et al., "The Paradigm Compiler for Distributed-Memory Multicomputers," IEEE Comput. Soc., vol. 28, Issue 10, pp. 37-47, Oct. 1995.
Gupta et al., "A Unified Framework for Optimizing Communication in Data-Parallel Programs," IEEE Trans. on Parallel & Dist. Sys., vol. 7, No. 7, pp. 689-704, Jul. 1996.
Gillies David M.
Ju Dz-ching
Dam Tuan Q.
Hewlett-Packard Co
Trammell James P.
LandOfFree
Global control flow treatment of predicated code does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Global control flow treatment of predicated code, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Global control flow treatment of predicated code will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1129062