Glitch occurence prevention circuit for a digital/analog convert

Details Glitch occurence prevention circuit for a digital/analog convert Glitch occurence prevention circuit for a digital/analog convert

1987-03-18

1989-03-21

Shoop, Jr., William M.

Coded data generation or conversion

Converter compensation

341144, H03M 166

Patent

active

048147400

ABSTRACT:
A glitch occurrence prevention circuit for a digital/analog converter comprising semiconductor switching means which is turned on or off in relation to a level between a digital input voltage and a set threshold voltage, but having inconsistent timing of being turned on and off in response to the digital signal due to a switching characteristic of different rise and fall times, the glitch occurrence prevention circuit having means to normally provide a predetermined bias voltage to the digital input of the digital/analog converter so that the timing of turning on and off the semiconductor switching means is consistent.

REFERENCES:
Roger L. Tokheim, "Digital Principles", 1980; Schaum's Outline Series, pp. 202-203.

Affiliated with

Also associated with

Rating

Glitch occurence prevention circuit for a digital/analog convert does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Glitch occurence prevention circuit for a digital/analog convert, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Glitch occurence prevention circuit for a digital/analog convert will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-479897