Miscellaneous active electrical nonlinear devices – circuits – and – Specific signal discriminating without subsequent control – Having selection between plural continuous waveforms
Reexamination Certificate
2011-03-22
2011-03-22
Donovan, Lincoln (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Specific signal discriminating without subsequent control
Having selection between plural continuous waveforms
C327S298000
Reexamination Certificate
active
07911239
ABSTRACT:
Techniques for the design and use of a digital signal processor, including for processing transmissions in a communications system. Reduced glitch occurs in switching from a first clock input to a second clock input driving a clock multiplexer. The clock multiplexer receives a first clock input and provides a clock output and determines a low phase output level in the clock output. For a limited period of time, a low phase output level is forced. The clock multiplexer receives a second clock input and determines a low phase input level in the second clock input signal. Switching to providing the clock output in response to the second clock input occurs during the low phase input level in the second clock input signal. Then, the output of the clock multiplexer follows the phase level of the second clock signal.
REFERENCES:
patent: 4853653 (1989-08-01), Maher
patent: 5623223 (1997-04-01), Pasqualini
patent: 5652536 (1997-07-01), Nookala et al.
patent: 5877636 (1999-03-01), Truong et al.
patent: 6362680 (2002-03-01), Barnes
patent: 6452426 (2002-09-01), Tamarapalli et al.
patent: 6587954 (2003-07-01), Chiu
patent: 6639449 (2003-10-01), De La Cruz et al.
patent: 6960942 (2005-11-01), Ghaderi et al.
patent: 7446588 (2008-11-01), Boerstler et al.
patent: 2003/0184347 (2003-10-01), Haroun et al.
patent: 2004/0263217 (2004-12-01), Hutson et al.
patent: 2005/0017763 (2005-01-01), Slobodnik et al.
patent: 2005/0270073 (2005-12-01), Lee et al.
patent: 2007/0257710 (2007-11-01), Mari et al.
patent: 2008/0094108 (2008-04-01), Leon
patent: 2154346 (2000-08-01), None
patent: 2158489 (2000-10-01), None
patent: I237946 (2005-08-01), None
patent: I243980 (2005-11-01), None
International Search Report and Written Opinion-PCT/US2007/071147 - International Search Authority, European Patent Office, Jan. 17, 2008.
Taiwanese Search report - 096121496 - TIPO - Jun. 17, 2010.
Saint-Laurent Martin
Zhang Yan
Donovan Lincoln
Kamarchik Peter M.
O'Neill Patrick
Pauley Nicholas J.
Qualcomm Incorporated
LandOfFree
Glitch-free clock signal multiplexer circuit and method of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Glitch-free clock signal multiplexer circuit and method of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Glitch-free clock signal multiplexer circuit and method of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2645663