Glitch free clock select switch

Details Glitch free clock select switch Glitch free clock select switch

2001-11-15

2003-07-29

Callahan, Timothy P. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Specific signal discriminating without subsequent control

Having selection between plural continuous waveforms

C327S294000, C327S298000

Reexamination Certificate

active

06600345

ABSTRACT:

BACKGROUND OF THE INVENTION
The invention relates to the field of clock selection, and in particular to glitch-free clock selection.
Digital electronic systems often rely upon a clock signal to synchronize and control the operation of the various circuit elements (e.g., gates, flip-flops, latches, etc.). In many present day digital electronic systems, such as microprocessor-based devices, there exist multiple clock sources and a concomitant need to switch between them.
When switching between clocks, it is preferable to avoid glitches and intermediate clock behavior on the clock output of the selection circuitry.
FIGS. 1
a
and
1
b
help illustrate the occurrence of a glitch when switching between clock sources.
FIG. 1
a
shows a typical circuit for switching between clock sources. As shown in
FIG. 1
a
, two clock signals, CLOCK_
1
and CLOCK_
2
, are provided as inputs to a switching circuit
100
, such as a multiplexor. Multiplexor
100
also receives a Select signal, which switches the output signal, CLOCK_OUT, between the input signals CLOCK_
1
and CLOCK_
2
. For instance, when the Select signal is high, CLOCK_
1
is output on CLOCK_OUT and when the Select signal is low, CLOCK_
2
is output on CLOCK_OUT.
FIG. 1
b
illustrates a timing relationship between the Select signal, CLOCK_
1
and CLOCK_
2
that results in a glitch on CLOCK_OUT. As shown, the Select signal is initially high, resulting in CLOCK_
1
being output on CLOCK_OUT. The Select signal then goes low while CLOCK_
1
is high and CLOCK_
2
is low. This results in a shortened pulse
102
, i.e. a glitch, output on CLOCK_OUT.
Generally, a glitch signal causes errors during execution of a microprocessor and other components because a glitch may erratically clock subsequent flip-flops, latches, etc. Therefore, there is a need for a switching circuit that enables switching of the clock source, dynamically and cleanly, without any perturbation on the logic driven by the clock.
SUMMARY OF THE INVENTION
In one aspect of the present invention, a clock selection circuit for switching between a plurality of possible clocks is provided. A switch made from an existing clock to a new frequency clock is made in synchronization with both the existing and the new frequency clock. The clock selection circuit comprises a first clock input to receive the existing clock as input and a new frequency clock input to receive the new frequency clock. The circuit also comprises first synchronization logic associated with the first clock to enable/disable output of the existing clock and second synchronization logic associated with the new frequency clock to enable/disable output of the new frequency clock. The first synchronization and second synchronization logic cooperates to disable output of the existing clock synchronously to the existing clock and to enable output of the new frequency clock synchronously to the new frequency clock.
In another aspect of the present invention, a clock selection circuit for outputting an input clock signal selected from among a plurality of input clocks is provided. The circuit comprises enable logic responsive to a clock select input to generate, for each input clock, an associated select signal. Each select signal is indicative of whether or not its associated input clock is selected to be output. For each select signal, there is synchronization logic responsive to the select signal to generate an enable signal synchronously to the select signal's associated input clock. The enable signal is indicative of whether or not the select signal's associated clock is to be output. Output logic is responsive to the enable signals to output the selected input clock.
In another aspect of the present invention, a clock selection circuit for switching from a first clock signal coupled to an output to a second clock signal coupled to the output is provided. The circuit comprises enable logic responsive to a clock select signal to generate a first select signal that indicates the first clock is to be decoupled from the output and a second select signal that indicates the second clock signal is to be coupled to the output. First synchronization logic is responsive to the first select signal to generate a first enable signal synchronously to the first clock. The first enable signal indicates that the first clock is to be decoupled from the output. Second synchronization logic is responsive to the second select signal to generate a second enable signal synchronously to the second clock. The second enable signal indicates the second clock signal is to be coupled to the output. The first enable signal is generated before the second enable signal is generated. Output logic is responsive to the first enable signal to decouple the first clock signal from the output and responsive to the second enable signal to couple the second clock signal to the output.
In another aspect of the present invention, a method of switching from a first clock signal coupled to an output of a clock selection circuit to a second clock signal coupled to the output of the clock selection circuit is provided. An indication to switch from outputting the first clock signal to the second clock signal is received. The first clock is then removed from output synchronously to the first clock. The second clock signal is then coupled to the output synchronously to the second clock signal.


REFERENCES:
patent: 4853653 (1989-08-01), Maher
patent: 4899351 (1990-02-01), Bonke
patent: 4970405 (1990-11-01), Hagiwara
patent: 5315181 (1994-05-01), Schowe
patent: 5357146 (1994-10-01), Heimann
patent: 5604452 (1997-02-01), Huang
patent: 5652536 (1997-07-01), Nookala
patent: 5675615 (1997-10-01), Watt
patent: 5726593 (1998-03-01), Ruuskanen
patent: 6154508 (2000-11-01), Ott
patent: 6239626 (2001-05-01), Chesavage
patent: 6265930 (2001-07-01), Walker et al.
patent: 6275546 (2001-08-01), Miller et al.
patent: 6452426 (2002-09-01), Tamarapalli et al.
patent: 6453425 (2002-09-01), Hede et al.

Affiliated with

Also associated with

Rating

Glitch free clock select switch does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Glitch free clock select switch, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Glitch free clock select switch will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3010037