Boots – shoes – and leggings
Patent
1996-06-10
1997-11-25
Trammell, James P.
Boots, shoes, and leggings
364488, 364489, G06F 1750
Patent
active
056919107
ABSTRACT:
According to the present invention, there is provided a method for determining glitch power in a logic circuit having a power supply terminal, a first input, a second input, and an output coupled to a capacitive load. In one embodiment, the method includes: determining at least one ramp time sum, each ramp time sum corresponding to a pair of ramp times; determining a plurality of separation times by: selecting a minimum separation time, selecting a maximum separation time, dividing a difference between the minimum separation time and the maximum separation by a step value to determine a separation time increment, incrementing the minimum separation time by multiples of the separation time increment until the incremented minimum separation time approximately equals the maximum separation time; determining an average current flowing through the power supply terminal for each separation time and ramp time sum; storing the average current in a computer-readable medium; and interpolating an actual average current from the stored average current values based upon actual ramp times and an actual separation time.
REFERENCES:
patent: 4656580 (1987-04-01), Hitchcock, Sr. et al.
patent: 4698760 (1987-10-01), Lembach et al.
patent: 4924430 (1990-05-01), Zasio et al.
patent: 5274568 (1993-12-01), Blinne et al.
patent: 5446676 (1995-08-01), Huang et al.
patent: 5452225 (1995-09-01), Hammer
patent: 5473548 (1995-12-01), Omori et al.
patent: 5521834 (1996-05-01), Crafts et al.
patent: 5548526 (1996-08-01), Misheloff
patent: 5559715 (1996-09-01), Misheloff
"Efficient Estimation of Dynamic Power Consumption under a Real Delay Model", Tsui et al., PROC 1993 IEEE ACM INT CONF COMPUT AIDED DES, Nov. 7, 1993.
"Accurate Estimation of Combinational Circuit Activity", Mehta et al., PROC DES AUTOM CONF, Jun. 12, 1995.
"Estimation of Power Dissipation in CMOS Combinational Circuits", Devadas et al., Proceedings of the IEEE 190 Custom Integrated Circuits Conference, May 13, 1990.
"Maximum Power Estimation for CMOS Circuits Under Arbitrary Delay Model", Wang et al., 1996 IEEE International Symposium on Circuits and Systems, May 12, 1996.
"PECS: A Peak Current and Power Simulator for CMOS Combinational Circuits", Lam et al., 1996 IEEE International Symposium on Circuits and Systems, May 12, 1996.
Cole Tony M.
LSI Logic Corporation
Reeves Matthew G.
Trammell James P.
LandOfFree
Generic gate level model for characterization of glitch power in does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Generic gate level model for characterization of glitch power in, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Generic gate level model for characterization of glitch power in will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2112496