Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2006-04-11
2006-04-11
Malzahn, D. H. (Department: 2193)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
C714S738000
Reexamination Certificate
active
07028067
ABSTRACT:
A method and system for generating numerical test cases for testing binary floating-point arithmetic units for addition and subtraction operations, in order to verify the proper operation of the units according to a specified standard. The space for eligible test-cases is compatible with masks which stipulate the allowable forms of the operands and the result, including constant as well as variable digits in both the exponent and significand fields. The test-cases, which are generated randomly, cover the entire solution space without excluding any eligible solutions. All standard rounding modes are supported, and if a valid solution does not exist for a given set of masks, this fact is reported. The method is general and can be applied to any standard, such as the IEEE floating-point standard, in any precision. A system according to the present invention utilizes a set of sub-generators for biased exponents and significands, and also incorporates a fixed-point generator for performing calculations common to the other generators. The method relies on searching for solutions based on feasible carry sequences, and is also capable of generating test-cases for mask-constrained carry sequences.
REFERENCES:
patent: 3921142 (1975-11-01), Bryant et al.
patent: 5488573 (1996-01-01), Brown et al.
patent: 5572666 (1996-11-01), Whitman
patent: 5600658 (1997-02-01), Qureshi
patent: 5841960 (1998-11-01), Ibusuki et al.
patent: 6438722 (2002-08-01), Bailey et al.
patent: 6601204 (2003-07-01), Tsuto
Lewin et al., “Constraints Satisfaction for Test Programs Generation”,IBM Israel Science and Technology, Haifa Research Laboratory, 4 pages, dlewin@haifasc.3vnet.ibm.com.
Aharon et al., “Test Program Generation for Functional Verification of PowerPC Processors in IBM”,IBM Israel-Haifa Research Lab, 7 pages, yossi@haifasc3.vnet.ibm.com.
Grinwald et al., “User Defined Coverage—A Tool Supported Methodology for Design Verification”,IBM Research Lab in Haifa, pp. 158-163, grinwald@vnet.ibm.com.
Lichtenstein et al., “Model Based Test Generation for Processor Verification” 12 Pages, yossi@haifasc3.vnet.ibm.com.
Software Negligence and Testing Coverage, http://www.kaner.com, 16 pages.
Abraham Ziv
Asaf Sigal
Koyfman Anatoly
Zadok Shay
Browdy and Neimark PLLC
International Business Machines - Corporation
Malzahn D. H.
LandOfFree
Generation of mask-constrained floating-point addition and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Generation of mask-constrained floating-point addition and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Generation of mask-constrained floating-point addition and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3538458