Computer graphics processing and selective visual display system – Plural physical display element control system – Display elements arranged in matrix
Reexamination Certificate
2007-09-18
2007-09-18
Awad, Amr A. (Department: 2629)
Computer graphics processing and selective visual display system
Plural physical display element control system
Display elements arranged in matrix
C331S025000
Reexamination Certificate
active
10718975
ABSTRACT:
Circuits, devices and methods provide a phase delay and use it to select when an analog color signal is converted to digital. The phase delay is adjustable, which permits choosing a moment in time when conversion results in improved processing. A PLL circuit receives the synchronizing signal of the color signals, and generates phased signals. A phase adjuster generates an adjustable delay signal by mixing in suitable proportions two of the phased signals that are 45 degrees apart. The delay signal is used by an analog to digital converter, to adjust when exactly it is to be sampled.
REFERENCES:
patent: 5062005 (1991-10-01), Kitaura et al.
patent: 6144355 (2000-11-01), Murata et al.
patent: 6621480 (2003-09-01), Morita
patent: 7145579 (2006-12-01), Arai et al.
patent: 7151537 (2006-12-01), Von Hase
patent: 2002/0122503 (2002-09-01), Agazzi
patent: 2004/0032406 (2004-02-01), Agarwal et al.
patent: 2004/0135602 (2004-07-01), Ward et al.
patent: 2004/0223571 (2004-11-01), Donnelly et al.
Marie, Herve, et al. “R, G, B Acquisition Interface with Line-Locked Clock Generator for Flat Panel Display”, IEEE Journal of Solid-State Circuits, vol. 33, No. 7, Jul. 1998, pp. 1009-1013.
Marie, Herve, et al. “Correction to R, G, B Acquisition Interface with Line-Locked Clock Generator for Flat Panel Display”, IEEE Journal of Solid-State Circuits, vol. 35, No. 8, Aug. 2000, p. 1253.
Awad Amr A.
Chin Davin
Darby & Darby PC
National Semiconductor Corporation
Sherman Stephen G
LandOfFree
Generating adjustable-delay clock signal for processing... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Generating adjustable-delay clock signal for processing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Generating adjustable-delay clock signal for processing... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3792731