Patent
1993-09-30
1996-02-06
Robertson, David L.
395427, 39542107, 3954211, G06F 1200
Patent
active
054902649
ABSTRACT:
A method for storing data in a generally-diagonal pattern in blocks of a flash EEPROM array by which the least number of memory cells are affected by a failure of either a row conductor or a column conductor, and apparatus for addressing the flash array to produce such a generally-diagonal storage pattern. The arrangement allows the simplest forms of error detection and correction circuitry to be utilized.
REFERENCES:
patent: 4642759 (1987-02-01), Foster
patent: 4644494 (1987-02-01), Muller
patent: 4763305 (1988-08-01), Kuo
patent: 4896262 (1990-01-01), Wayama et al.
patent: 4958315 (1990-09-01), Balch
patent: 5047989 (1991-09-01), Canepa et al.
patent: 5077737 (1991-12-01), Leger et al.
patent: 5111385 (1992-05-01), Hattori
patent: 5131089 (1992-07-01), Cole
patent: 5199033 (1993-03-01), McGeoch et al.
patent: 5200959 (1993-04-01), Gross et al.
patent: 5224070 (1993-06-01), Fandrich et al.
Wells Steven
Winston Mark
Intel Corporation
Robertson David L.
LandOfFree
Generally-diagonal mapping of address space for row/column organ does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Generally-diagonal mapping of address space for row/column organ, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Generally-diagonal mapping of address space for row/column organ will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2181591