Electrical computers: arithmetic processing and calculating – Electrical analog calculating computer – Particular function performed
Patent
1995-10-31
1999-11-16
Mai, Tan V.
Electrical computers: arithmetic processing and calculating
Electrical analog calculating computer
Particular function performed
G06G 700
Patent
active
059874910
ABSTRACT:
A general purpose charge mode, analog operation circuit provides adder, multiplier, divider (D/A converter) and other functions using a single hardware configuration to be used in different modes. A two-dimensional lattice circuit including electrical charge transfer devices, each driven by charge transfer electrodes, all or a portion of which having structures allowing independent control, and a plurality of the electrical charge transfer devices adjacent to each other in the circuit are controlled successively with respect to the analog circuit charge signals to provide operation functions such as addition, multiplication, division, and sign inversion.
REFERENCES:
patent: 4464726 (1984-08-01), Chiang
patent: 5089983 (1992-02-01), Chiang
patent: 5113365 (1992-05-01), Yang
patent: 5247472 (1993-09-01), Nagazumi
patent: 5506801 (1996-04-01), Tawel
patent: 5508538 (1996-04-01), Fijany et al.
patent: 5539404 (1996-07-01), Nagazumi
Microelectronics, Second Edition, Jacob Millman and Arvin Grabel, McGraw-Hill International Editions 1987, Electronic Engineering Series, pp. 67-118.
Solid State Imaging Arrays, San Diego, California, U.S.A., 22-23, Aug. 1985, vol. 570, ISSN 0277-786X, Proceedings of the SPIE--The International Society for Optical Engineering, 1985 USA, pp. 191-197, XP000677138 Lamb D R et al: "Analog array processing of PtSi focal plane imagery" *p. 191, line 21-line 23* *p. 192, line 26-line 33*.
Patent Abstracts of Japan, vol. 017, No. 532 (P-1619), Sep. 24, 1993 & JP 05 143567 A (G D S:KK; Others: 01), Jun. 11, 1993, *abstract*.
Jia-Yuan Han, "Multiple Valued VLSI and Systolic Array With CCD Realization," pp. 67-118, Progress in Computer-aided VLSI design; vol. 3, Implementations; Ablex Publishing, Norwood, NJ, USA, 1989.
Hans G. Kerkhoff et al., "Multiple-Valued Logic Charge-Coupled Devices," IEEE Transactions on Computers, vol. C-30, No. 9, Sep. 1981, pp. 644-652.
G.D.S. Co., Ltd.
Mai Tan V.
Nagazumi Yasuo
LandOfFree
General purpose charge mode analog operation circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with General purpose charge mode analog operation circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and General purpose charge mode analog operation circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1337744