Gating for dual edge-triggered clocking

Details Gating for dual edge-triggered clocking Gating for dual edge-triggered clocking

2006-09-19

2006-09-19

Nguyen, Long (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Clock or pulse waveform generating

C327S199000, C327S208000

Reexamination Certificate

active

07109776

ABSTRACT:
Some embodiments provide reception of a clock signal, reception of a gating signal, and output of a gated clock signal to a dual edge-triggered-clocked circuit. The gated clock signal is based on the clock signal and on the gating signal.

REFERENCES:
patent: 5557225 (1996-09-01), Denham et al.
patent: 5760610 (1998-06-01), Naffziger
patent: 6310499 (2001-10-01), Radjassamy
patent: 6809570 (2004-10-01), Francom
patent: 6853240 (2005-02-01), Nagasue
patent: 2002/0073296 (2002-06-01), Buch et al.
patent: 2004/0239393 (2004-12-01), Anshumali et al.

Affiliated with

Also associated with

Rating

Gating for dual edge-triggered clocking does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Gating for dual edge-triggered clocking, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Gating for dual edge-triggered clocking will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3551815