Gated clock tree synthesis method for the logic design

Details Gated clock tree synthesis method for the logic design Gated clock tree synthesis method for the logic design

1998-07-23

2000-02-01

Tran, Toan

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Clock or pulse waveform generating

327297, H03K 104

Patent

active

060207744

ABSTRACT:
A gated clock tree synthesis (CTS) method is provided for the purpose of synthesizing a gate array logic circuit to allow optimal topological arrangement of the gate array on the logic circuit. This in turn allows the logic circuit to operate more efficiently. The logic circuit includes at least one clock generator, a plurality of control gates each having one input end connected to a control signal and the other input end connected to receive the output clock signal from the clock generator, a plurality of first logic elements that are directly driven by the output clock signal from the clock generator, and a plurality of second logic elements that are driven by the gated clock signal outputted from each of the control gates under control by the control signal. The gated CTS method comprises the steps of grouping the first logic elements into a plurality of groups, connecting each group of the first logic elements via a first buffer to one of the control gates, connecting each of the second logic elements via a second buffer to the clock generator, and connecting one input end of each of the control gates to the clock generator.

REFERENCES:
patent: 3745472 (1973-07-01), Garth
patent: 5578945 (1996-11-01), Flora
patent: 5923188 (1999-07-01), Kametani et al.

Affiliated with

Also associated with

Rating

Gated clock tree synthesis method for the logic design does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Gated clock tree synthesis method for the logic design, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Gated clock tree synthesis method for the logic design will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-940643