Gated-clock registers for low-power circuitry

Details Gated-clock registers for low-power circuitry Gated-clock registers for low-power circuitry

1996-12-27

1998-11-10

Wambach, Margaret Rose

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Clock or pulse waveform generating

327293, 327544, H03K 104

Patent

active

058349618

ABSTRACT:
A method and apparatus for analyzing each microinstruction in a microinstruction-based electronic circuit having a plurality of registers to determine which registers in a processing cycle are not involved in the processing cycle, and preventing those registers from being clocked during such processing cycle. Hence, inactive registers during a processing cycle do not consume power at the level of active registers, thus lowering overall power usage by any system employing such gated-clock registers.

REFERENCES:
patent: 5428765 (1995-06-01), Moore
patent: 5675282 (1997-10-01), Saito

Affiliated with

Also associated with

Rating

Gated-clock registers for low-power circuitry does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Gated-clock registers for low-power circuitry, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Gated-clock registers for low-power circuitry will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1520202