Gate triggered ESD clamp

Details Gate triggered ESD clamp Gate triggered ESD clamp

2006-08-29

2006-08-29

Tra, Quan (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Amplitude control

C361S056000

Reexamination Certificate

active

07098717

ABSTRACT:
The clamp circuit of the present invention comprises a low voltage, thin oxide MOS transistor and a trigger element comprising a timing element and at least one inverter. The source and drain of the MOS transistor are connected between a first node and a second node. The timing element comprises a capacitive element and a resistive element connected between the first and second nodes. The inverter is connected between a third node between the capacitive element and the resistive element and the gate of the MOS transistor. Advantageously, one or both of the capacitive element and the resistive element is also implemented in low voltage, thin oxide MOS transistors.

REFERENCES:
patent: 5825600 (1998-10-01), Watt
patent: 6034552 (2000-03-01), Chang et al.
patent: 6118640 (2000-09-01), Kwong
patent: 6552886 (2003-04-01), Wu et al.
patent: 6777721 (2004-08-01), Huang et al.
patent: 6794715 (2004-09-01), Liu et al.
patent: 6828842 (2004-12-01), Saito et al.
patent: 6912109 (2005-06-01), Ker et al.
patent: WO 03/081742 (2003-10-01), None
A. Chatterjee and T. Polgreen, “A low-voltage triggering SCR for on-chip ESD protection at output and input pads,” IEEE Electron Device Lett., vol. 12, pp. 21-22 (Jan. 1991).
A. Amerasekera and C. Duvvury,ESD in Silicon Integrated Circuits,pp. 28-40, 300-304, 95-98, 282-284, and 175-179 (Wiley, 2d ed. 2002).
R. Merrill and E. Issaq, “ESD Design Methodology” in Proc. EOS/ESD Symp., pp. 233-277 (1993).
K. G. Verhaege and C.C. Russ, “Wafer Cost Reduction Through Design of High Performance Fully Silicided ESD Devices” in Proc. EOS/ESD Symp., pp. 18-28 (2000).
Merrill R. et al.: “ESD Design Methodology” EOS/ESD Symposium 93 Conference Proceedings Article, Sep. 28, 1993, pp. 233-237, Xp010324698.
Wu C C et al.: A 90-nm CMOS device technology with high-speed, general-purpose, and low'leakage transistors for system on chip applications: International Electron Devices Meeting 2002. IEDM. Technical Digest. San Francisco, CA, Dec. 8-11, 2002, New York, NY: IEEE, NY, Dec. 8, 2002, pp. 65-68, ISBN: 0-7803-7462-2.

Affiliated with

Also associated with

Rating

Gate triggered ESD clamp does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Gate triggered ESD clamp, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Gate triggered ESD clamp will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3624613