Gate shield structure for power MOS device

Details Gate shield structure for power MOS device Gate shield structure for power MOS device

1984-10-23

1986-12-23

Clawson, Jr., Joseph E.

357 20, 357 238, 357 2314, 357 38, 357 52, 357 86, H01L 2978

Patent

active

046315640

ABSTRACT:
A VDMOS device comprises a semiconductor wafer having a major surface with a first conductivity type drain region thereat. An array of second conductivity type body regions, spaced from each other by distance D, is diffused into the drain region from the first surface. The body regions each include a relatively high conductivity supplementary body region and a first conductivity type source region diffused therein from within the first surface boundary thereof. The spacing between each source region and the drain region defines a channel region at the first surface. A source electrode contacts the source and body regions and an insulated gate electrode overlies each channel region. A gate bond pad, in direct contact with the gate electrode, overlies a second conductivity type gate shield region and is insulated therefrom. The gate shield region is contiguous with the drain region and is spaced from the neighboring channel regions by distance D. The gate shield region includes a plurality of contact areas proximate to the periphery thereof and a plurality of relatively low conductivity portions disposed between the contact areas and the drain region. The source electrode ohmically contacts these contact areas.

REFERENCES:
patent: 4364073 (1982-12-01), Becke et al.
patent: 4412242 (1983-10-01), Herman et al.
patent: 4532534 (1985-07-01), Ford et al.

Affiliated with

Also associated with

Rating

Gate shield structure for power MOS device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Gate shield structure for power MOS device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Gate shield structure for power MOS device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-174773