Gate driver-on-array structure and display panel

Details Gate driver-on-array structure and display panel Gate driver-on-array structure and display panel

2011-01-11

2011-01-11

Smith, Zandra (Department: 2822)

Active solid-state devices (e.g., transistors, solid-state diode

Gate arrays

C257S059000, C257SE27112

Reexamination Certificate

active

07868357

ABSTRACT:
A gate driver-on-array structure for using in a display panel including first conductive patterns, semiconductor patterns, second conductive patterns, third conductive patterns, first electrode line, and first connectors is provided. The first conductive patterns, the second conductive patterns, the semiconductor patterns and the third conductive patterns together form a plurality of thin film transistors. The first electrode line is located at a side of the first conductive patterns and spaced from the first conductive patterns by a first distance. The first connectors are connected to the corresponding first conductive patterns and the first electrode line.

Affiliated with

Also associated with

Rating

Gate driver-on-array structure and display panel does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Gate driver-on-array structure and display panel, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Gate driver-on-array structure and display panel will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2662214