Gate bias circuit for MOS Charge Coupled Devices

Details Gate bias circuit for MOS Charge Coupled Devices Gate bias circuit for MOS Charge Coupled Devices

2006-09-19

2006-09-19

Zweizig, Jeffrey (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Specific identifiable device, circuit, or system

With specific source of supply or bias voltage

Reexamination Certificate

active

07109784

ABSTRACT:
A biasing circuit for use with a Charged Coupled Device (CCD) that creates a gate bias voltage by maintaining a model or surrogate representation of the surface potentials within the CCD storage and barrier regions. In one embodiment the invention is a bias circuit that includes at least a first and second model transistor for modeling the two regions. The first model transistor is connected to a supply voltage to provide a first reference voltage at a first node, and models the first charge storage region. A resistive circuit element is coupled between the first node N1and a second node N2in order to allow a step voltage to be developed. The second model transistor is in turn connected to the second node N2and provides the bias voltage at an output portion that can be used to control the gate of the barrier region. The model circuit therefore allows a proper bias voltage to be maintained through process and operating condition variations.

REFERENCES:
patent: 4831257 (1989-05-01), McClelland et al.
patent: 5140623 (1992-08-01), Imai et al.

Affiliated with

Also associated with

Rating

Gate bias circuit for MOS Charge Coupled Devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Gate bias circuit for MOS Charge Coupled Devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Gate bias circuit for MOS Charge Coupled Devices will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3558305