Fishing – trapping – and vermin destroying
Patent
1994-05-13
1995-10-17
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437 51, 437 48, 437 50, 257203, 257202, H01L 21265
Patent
active
054590850
ABSTRACT:
A transistor gate array includes an active transistor region (50a-50n) of transistor gates all oriented in a single direction. Surrounding the active transistor region on all four sides are input/output regions (52a-52d) each containing a row of input/output transistors. All of the I/O devices on all sides of the array are oriented in the same common direction, which is the same direction as the orientation of the active transistor in the active region. This arrangement allows the use of the benefits of high angle ion implantation with fewer ion implant steps. Where some of the transistors are oriented at right angles to others, as in the prior art, four separate directions of high angle ion implantation are required to avoid degradation of electrical properties. With all transistors, including those of the gate array and those of the input/output devices, all oriented in the same direction, only two directions of high angle ion implantation are required.
REFERENCES:
patent: 4733288 (1988-03-01), Sato
patent: 4771012 (1988-09-01), Yabu et al.
patent: 4853757 (1989-08-01), Kuramitsu et al.
patent: 5040035 (1991-08-01), Gabara et al.
Aronowitz Sheldon
Butkus Aldona M.
Pasen Nicholas F.
Gurley Lynne A.
Hearn Brian E.
LSI Logic Corporation
LandOfFree
Gate array layout to accommodate multi angle ion implantation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Gate array layout to accommodate multi angle ion implantation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Gate array layout to accommodate multi angle ion implantation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-596905