Gate array circuit for decoding circuits

Details Gate array circuit for decoding circuits Gate array circuit for decoding circuits

1986-12-29

1988-10-11

Miller, Stanley D.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307463, 307469, 364716, 365231, H03K 17693, H03K 19003, H03K 19094, H03K 1704

Patent

active

047773901

ABSTRACT:
A decoder circuit for decoding different combinations of supplied original input address bits, comprising at least one predecode circuit responsive to the original input address bits for producing predecoded signal bits from the input address bits, and a plurality of decoder units including at least one decoder unit responsive to at least two different combinations of the original input address bits, wherein the decoder units comprises a decoder unit responsive to selected ones of the predecoded signal bits alone and a decoder unit responsive to at least one of the predecoded signal bits and at least one of the original input address bits.

REFERENCES:
patent: 4031477 (1977-06-01), Shaw
patent: 4069426 (1978-01-01), Hirasawa
patent: 4602347 (1986-07-01), Koyama
patent: 4675556 (1987-06-01), Bazes

Affiliated with

Also associated with

Rating

Gate array circuit for decoding circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Gate array circuit for decoding circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Gate array circuit for decoding circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1959890