Active solid-state devices (e.g. – transistors – solid-state diode – Gate arrays – Having specific type of active device
Patent
1995-11-14
1998-03-03
Thomas, Tom
Active solid-state devices (e.g., transistors, solid-state diode
Gate arrays
Having specific type of active device
257211, 257758, H01L 2710, H01L 2348
Patent
active
057238839
ABSTRACT:
A CMOS cell architecture and routing method optimized for three or more interconnect layer cell based integrated circuits such as gate arrays is disclosed. Improved provisioning of routing resources and cell layout optimize routability and significantly reduce cell size. First and second layer interconnect lines are disposed in parallel and are used as both global interconnect lines and interconnect lines internal to the cells. Third layer interconnect lines extend orthogonally to the first two layer interconnects and can freely cross over the cells. Non-rectangular diffusion regions, shared gate electrodes, judicious placement of substrate contact regions, and the provision for an additional small transistor for specific applications are among numerous novel layout techniques that yield various embodiments for a highly compact and flexible cell architecture. The overall result is significant reduction in the size of the basic cell, lower power dissipation, reduced wire impedances, and reduced noise.
REFERENCES:
patent: 4611236 (1986-09-01), Sato
patent: 4649294 (1987-03-01), McLaughlin
patent: 4668972 (1987-05-01), Sato et al.
patent: 4682201 (1987-07-01), Lipp
patent: 4727266 (1988-02-01), Fujii et al.
patent: 4804868 (1989-02-01), Masuda et al.
patent: 4816887 (1989-03-01), Sato
patent: 4884118 (1989-11-01), Hui et al.
patent: 5038192 (1991-08-01), Bonneau et al.
patent: 5079614 (1992-01-01), Khatakhotan
patent: 5095352 (1992-03-01), Noda et al.
patent: 5177575 (1993-01-01), Ikeda
patent: 5245202 (1993-09-01), Yasukazu
patent: 5309015 (1994-05-01), Kuwata et al.
patent: 5341041 (1994-08-01), El Gamal
patent: 5497023 (1996-03-01), Nakazato et al.
patent: 5517061 (1996-05-01), Azmanov
patent: 5523598 (1996-06-01), Watanabe et al.
A. Hui et al., A 4.1 Gates Double Metal HCMOS Sea of Gates Array, IEEE 1985 Custom Integrated Circuits Conference, CH2157-6/85/0000-0015.
A. El Gamal et al., BiNMOS: A Basic Cell for BiCMOS Sea-of-Gates, 1989 IEEE Custom Integrated Circuits Conference, paper No. 8.3.1.
C. Yao et al., An Efficient Power Routing Technique to Resolve the Current Crowding Effect in the Power Grid Structure of Gate Arrays, 1994 IEEE 7th Annual ASIC Conference, Rochester, 0-7803-2020-4/94.
Y. Okuno et al., 0.8 um 1.4MTr. CMOS SOG Based on Column Macro-cell, IEEE 1989 Custom Integrated Circuits Conference, CH2671-6/89/0000-0036.
Abraham Fetsum
Allen Kenneth R.
In-Chip
Thomas Tom
LandOfFree
Gate array cell architecture and routing scheme does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Gate array cell architecture and routing scheme, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Gate array cell architecture and routing scheme will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2251133