Active solid-state devices (e.g. – transistors – solid-state diode – Gate arrays – Having specific type of active device
Patent
1992-09-25
1994-05-17
Limanek, Robert
Active solid-state devices (e.g., transistors, solid-state diode
Gate arrays
Having specific type of active device
257210, 257909, H01L 2710
Patent
active
053130790
ABSTRACT:
Flexible routing of gate arrays increases routing efficiency, provides for the routing of functional blocks with other gates in the gate array, and provides structures for flexible power routing, particularly of gate arrays having functional blocks. In particular, a gate-array-implemented integrated circuit is designed using a computer by representing in computer memory a gate array base, placing gate array cells on the gate array base in placement rows each having a uniform height and separated by routing channels in which no gate array cells are placed, and routing in the routing channel connections between placement rows according to a netlist, during routing increasing the size of a routing channel if required and decreasing the size of a routing channel if possible by changing the placement of at least one placement row by an amount less than half the height of the placement row. Routing channel size is therefore flexibly adjusted "on-the-fly" during routing, increasing routing efficiency. The adjustment of routing channels in small (5 track) increments is made possible by defining "tall" macros (four transistor rows high) made of "small" (5 track high) transistors.
REFERENCES:
patent: 5008728 (1991-04-01), Vomamura
patent: 5206529 (1993-04-01), Mine
Anderson, et al., A 0.5 Micron 150K Channelless Gate Array, IEEE Custom Integrated Circuits Conference, pp. 35-38, (1987).
Chan, et al., Advanced Structured arrays combine High Density memories with Channel-free Logic Array, IEEE Custom Integrated Circuits Conference, pp. 39-43, (1987).
Hsu, et al., The ChipCompiler, An Automated Standard Cell-Macrocell Physical Design Tool, IEEE custom Integrated Circuits Conference, pp. 488-491, (1987).
Hui, et al., A Sub Half-ns 237K Gate CMOS Compacted Array, IEEE Custom Integrated Circuits Conference, pp. 20.4.1-20.4.3, (1988).
Kobayashi, et al., DLM/TLM Compatible 1.0 um Gate Array with Over 100K usable Gates, IEEE Custom Integrated Circuits Conference, pp. 20.9.1-20.9.4, (1988).
Kubosawa, et al., Layout Appraoches to High-density Channelless Masterslice, IEEE Cusom Integrated Circuits Conference, pp. 48-51, (1987).
Ng, et al., A Hierarchical Floor-Planning, Placement, and Routing Tool for Sea-of-Gates Designs, IEEE Custom Integrated Circuits Conference, pp. 3.3.1-3.3.4, (1989).
Okuno, et al., 0.8 um 1.4MTr. CMOS SOG based on Column Macro-cell, IEEE Custom Integrated Circuits Conference, pp. 8.2.1-8.2.4, (1989).
Wong, et al., A High Performance 129K Gate CMOS Array, IEEE 1986 Custom Integrated Circuits Conference, pp. 568-571, (1986).
Asktaputre Sunil
Brasen Daniel R.
Hartoog Mark R.
Shiffer, II James D.
Limanek Robert
VLSI Technology Inc.
LandOfFree
Gate array bases with flexible routing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Gate array bases with flexible routing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Gate array bases with flexible routing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-879133