Gate array architecture with basic cell interleaved gate electro

Details Gate array architecture with basic cell interleaved gate electro Gate array architecture with basic cell interleaved gate electro

1990-09-26

1992-01-07

Hille, Rolf

357 45, 357 68, H01L 2702, H01L 2710, H01L 2348

Patent

active

050796143

ABSTRACT:
A interleaved channeless gate array architecture for fabricating very large scale integration circuits created in a gate array comprises a plurality of rows or columns of basic cells wherein each of the cells includes a pair arrangement of complementary channel MOS transistors formed in adjacently disposed different conductivity type diffusion regions. A gate electrode structure for the basic cells comprises a pair of comb-shaped gate electrodes each having a plurality of parallel spatially disposed legs. Gate electrode pairs are formed over each of the basic cells in opposite opposed relation with their legs alternately interleaved relative to each other. At least one pair of alternate interleaved legs is formed across each of the basic cell diffusion regions, and metal interconnects are formed across the basic cells in a direction perpendicular relative to direction of the formed interleaved legs, and are contacted to drain/source areas of complementary channel MOS transistors and also to the gate electrode legs in gate array basic cells, as required, to form a designated circuit design.

REFERENCES:
patent: 4668972 (1987-05-01), Sato et al.
patent: 4682201 (1987-07-01), Lipp
patent: 4884115 (1989-11-01), Michel et al.
patent: 4884118 (1989-11-01), Hui et al.
patent: 4949157 (1990-08-01), Minami
patent: 4969029 (1990-11-01), Ando et al.

Affiliated with

Also associated with

Rating

Gate array architecture with basic cell interleaved gate electro does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Gate array architecture with basic cell interleaved gate electro, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Gate array architecture with basic cell interleaved gate electro will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-825958