Active solid-state devices (e.g. – transistors – solid-state diode – Gate arrays – Having specific type of active device
Patent
1997-02-28
1998-07-14
Ngo, Ngan V.
Active solid-state devices (e.g., transistors, solid-state diode
Gate arrays
Having specific type of active device
257204, H01L 2710
Patent
active
057808830
ABSTRACT:
A gate array architecture adapted for circuits containing transmission gates. In one embodiment, the gate array architecture contains a base row having at least four alternating P- and N-channel transistor rows. The transistor rows are positioned between a first voltage and a second voltage rail. In another embodiment, the rows adjacent the first and second voltage rails have larger transistors to facilitate connection of the transistors as inverters or buffers. The rows more remotely positioned from the first and second voltage rails have smaller transistor sizes to facilitate connection of the transistors as transmission gates. The gate array architecture is particularly efficient when used to create serial multiplexer-based circuits.
REFERENCES:
patent: 4602270 (1986-07-01), Finegold et al.
patent: 5055716 (1991-10-01), El Gamel
patent: 5162666 (1992-11-01), Tran
patent: 5164811 (1992-11-01), Tamura
patent: 5187556 (1993-02-01), Nariishi et al.
patent: 5289021 (1994-02-01), El Gamel
patent: 5313079 (1994-05-01), Brasen et al.
patent: 5343058 (1994-08-01), Shiffer, II
patent: 5391943 (1995-02-01), Mahant-Shetti et al.
patent: 5404034 (1995-04-01), Yin
patent: 5420447 (1995-05-01), Waggoner
patent: 5422581 (1995-06-01), Mahant-Shetti et al.
patent: 5436485 (1995-07-01), Shikatani et al.
patent: 5488238 (1996-01-01), Enraku et al.
patent: 5581202 (1996-12-01), Yano et al.
Weste et al., "CMOS Domino Logic," Chap. 5, Principles of CMOS VLSI design: a systems perspective, Library of Congress, 2nd ed., pp. 407-413 (1993).
Acuff Mark Warren
Tran Dzung Joseph
Ngo Ngan V.
Translogic Technology, Inc.
LandOfFree
Gate array architecture for multiplexer based circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Gate array architecture for multiplexer based circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Gate array architecture for multiplexer based circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1884630