Patent
1994-12-09
1996-11-12
Harvey, Jack B.
G06F 124
Patent
active
055749437
ABSTRACT:
A computer system includes a chipset which controls the gate-A20 signal and the CPU RESET signal in a conventional manner in response to commands from a system microprocessor. The computer system further includes a peripheral controller which is programmed to generate an alternative gate-A20 signal and an alternative CPU RESET signal when the peripheral controller has been commanded to override the corresponding signals from the chipset. Two signal selectors controlled by the peripheral controller select either the gate-A20 signal and the CPU RESET signal from the chipset or the alternative gate-A20 signal and the alternative CPU RESET signal from the peripheral controller as respective outputs to control operations of the computer system. The use of the alternative signals permits certain operations of the computer systems to be directly controlled by an application program without being intercepted by the operating system.
REFERENCES:
patent: 5226122 (1993-07-01), Thayer et al.
patent: 5261114 (1993-11-01), Raasch et al.
patent: 5283889 (1994-02-01), DeLisle et al.
patent: 5291585 (1994-03-01), Sato et al.
AST Research Inc.
Chung-Trans Xuong M.
Harvey Jack B.
LandOfFree
Gate-A20 and CPU reset circuit for mircroprocessor-based compute does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Gate-A20 and CPU reset circuit for mircroprocessor-based compute, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Gate-A20 and CPU reset circuit for mircroprocessor-based compute will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-572796