Galois field polynomial multiply/divide circuit and a digital si

Details Galois field polynomial multiply/divide circuit and a digital si Galois field polynomial multiply/divide circuit and a digital si

1995-08-29

1997-02-11

Envall, Jr., Roy N.

Boots, shoes, and leggings

364757, 364764, G06F 700, G06F 1500

Patent

active

056027672

ABSTRACT:
The multiply/divide circuit uses an exclusive OR function of an ALU in a DSP. The result of the exclusive OR function through accumulators and shift registers which recycle the shifted signals back to the ALU, can be made to perform the multiply or divide function. When used in a DSP for telecommunication purposes, the multiply/divide circuit can perform convolution encoding and cyclic redundancy check, among other functions, specifically for the telecommunication application.

REFERENCES:
patent: 4853887 (1989-08-01), Jutand et al.
patent: 4939687 (1990-07-01), Hartley et al.
patent: 5095455 (1992-03-01), Hmida et al.
patent: 5270962 (1993-12-01), Fettweis
patent: 5341322 (1994-08-01), Fettweis et al.

Affiliated with

Also associated with

Rating

Galois field polynomial multiply/divide circuit and a digital si does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Galois field polynomial multiply/divide circuit and a digital si, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Galois field polynomial multiply/divide circuit and a digital si will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-347765