Gain compensated fractional-N phase lock loop system and method

Details Gain compensated fractional-N phase lock loop system and method Gain compensated fractional-N phase lock loop system and method

2006-03-14

2006-03-14

Kinkead, Arnold (Department: 2817)

Oscillators

Automatic frequency stabilization using a phase or frequency...

Tuning compensation

C331S00100A, C331S034000, C327S105000, C327S156000, C332S127000

Reexamination Certificate

active

07012471

ABSTRACT:
A gain compensation technique for a fractional-N phase lock loop includes locking a reference signal with the N divider feedback signal in a phase lock loop including a phase detector, charge pump, loop filter and voltage control oscillator with an N divider in its feedback loop; driving the N divider with a sigma delta modulator including at least one integrator to obtain a predetermined fractional-N feedback signal; and commanding a scaling in phase lock loop gain by a predetermined factor and synchronously inversely scaling by that factor the contents of at least one of the integrators.

REFERENCES:
patent: 4156855 (1979-05-01), Crowley
patent: 5834987 (1998-11-01), Dent
patent: 6111470 (2000-08-01), Dufour
Rhee, W., “Design of High-Performance CMOS Charge Pums in Phase-Locked Loops”, IEEE International Symposium on Circuits and Systems (ISCAS), 1999, vol. 2, pp. 545-548.
“An Analysis and Performance Evaluation of a Passive Filter Design Technique for Charge Pump PLL's”, National Semiconductor Application Note 1001, Jul. 2001, pp. 1-8.
Byrd, et al.“A Fast Locking Scheme for PLL Frequency Synthesizers”, National Semiconductor Application Note 1000, Jul. 1995, pp. 1-6.
Curtin et al., “Phase Locked Loops for High-Frequency Receivers and Transmitters-Part 3”, Analog Dialogue 33-7 (1999), pp. 1-5.
Rhee et al., “A1.1-Ghz CMOS Fractional-N Frequency Synthesizer with a 3-b Third-Order Delta Sigma Modulator”; IEEE Journal of Solid-State Circutis, vol. 35, No. 10, Oct. 2000, pp 1453-1460.
Greshishchev et al., “SiGe Clock and Data Recovery IC with Linear-Type PLL for 10-Gb/s SONET Application”; IEEE Journal of Solid-State Circuits, vol. 35, No. 9, Sep. 2000, pp 1353-1359.
Bastos et al., “A 12-Bit Intrinsic Accuracy High-Speed CMOS DAC”; IEEE Journal of Solid-State Circuits, Vo. 33, No. 12, Dec. 1998, pp. 1959-1969.

Affiliated with

Also associated with

Rating

Gain compensated fractional-N phase lock loop system and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Gain compensated fractional-N phase lock loop system and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Gain compensated fractional-N phase lock loop system and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3612760