Gain adjust for SAR ADC

Details Gain adjust for SAR ADC Gain adjust for SAR ADC

2007-09-18

2007-09-18

Nguyen, Khai M. (Department: 2819)

Coded data generation or conversion

Analog to or from digital conversion

Analog to digital conversion

C341S161000, C341S162000, C341S163000

Reexamination Certificate

active

11170591

ABSTRACT:
A SAR analog-to-digital Converter (ADC) is disclosed with variable gain having a SAR capacitor array with a plurality of switched capacitors therein with varying weights and a SAR controller for sampling an input voltage thereon in a sampling phase, and redistributing the charge stored thereon in a conversion phase in accordance with a SAR conversion algorithm. A gain adjust register is provided for defining an amount of charge to be added or subtracted from the capacitor array prior to the conversion phase relative to a predetermined amount of charge. A charge control device varies the amount of charge stored in the array prior to the conversion phase in accordance with the contents of the gain adjust register such that the amount of charge redistributed during the conversion phase is adjusted.

REFERENCES:
patent: 4490713 (1984-12-01), Mrozowski et al.
patent: 4630187 (1986-12-01), Henze
patent: 6281818 (2001-08-01), Miller
patent: 6600437 (2003-07-01), Confalonieri et al.
patent: 6720903 (2004-04-01), Confalonieri et al.
patent: 6839013 (2005-01-01), Cummins et al.
patent: 6882298 (2005-04-01), Leung et al.
patent: 6956520 (2005-10-01), Leung et al.
patent: 2004/0095122 (2004-05-01), Chapuis
patent: 2004/0155637 (2004-08-01), Chapuis
patent: 2004/0196014 (2004-10-01), Chapuis
Aleksandar Prodic, et al.; Mixed-Signal Simulation of Digitally Controlled Switching Converters; Colorado Power Electronics Center, Department of Electrical and Computer Engineering, University of Colorado at Boulder; Boulder, CO 80309-0425, USA, 6 pages—unknown date/month.
Patella, B.J. et al.; High-Frequency Digital PWM Controller IC for DC-DC Converters; Power Electronics, IEEE, vol. 18, Issue 1; Jan. 2003, only abstract provided.
Albert M. Wu, et al.; Digital PWM Control: Application in Voltage Regulation Modules; Department of Electrical Engineering and Computer Sciences, University of California, Berkeley; IEEE 1999, 7 pages.
F. Bartoni, et al.; DC/DC Switching Power Converter with Radiation Hardened Digital Control Based on SRAM FPGAs; P/MAPLD 2004, 4 pages.
Angel V. Peterchev, et al.; Quantization Resolution and Limit Cycling in Digitally Controlled PWM Converters: Department of Electrical Engineering and Computer Science, University of California, Berkeley; 7 pages—unknown date.
Biranchinath Sahu, et al.; Adaptive Power Management of Linear RF Power Amplifiers in Mobile Handsets: An Integrated System Design Approach; Gerogia Tech Analog and Power IC Design Laboratory, School of Electrical and Computer Engineering, Georgia Institute of Technology; Submission for IEEE Asia Pacific 2004, 4 pages.
Aleksandar Prodic, et al.; Design of a Digital PID Regulator Based on Look-Up Tables for Control of High-Frequency DC-DC Converters; Colorado Power Electronics Center, Department of Electrixcal and Computer Engineering, University of Colorado; Boulder, CO 80309; 0425, USA, 5 pages—unknown date.
John Sustersic, et al.; Design and Implementation of a Digital Controller for DC-to-DC Power Converters; NASA Clen Research Center, Robert Button; The Advanced Engineering Research Laboratory, Cleveland State University. Copyright 2000 Society of Automotive Engineers, Inc., 7 pages.
Gu-Yeon Wei, et al.; A Fully Digital, Energy-Efficient, Adaptive Power-Supply Regulator; IEEE Journal of Solid State Circuits, vol. 34, No. 4, Apr. 1999, 9 pages.
Dragan Maksimovic, et al.; Custom IC Blocks for Enabling Digital Control in Switching Power Converters; Colorado Power Electronics Center, University of Colorado, Boulder, Jul. 11, 2003, 43 pages.
LM2636 5-Bit Programmable Synchronous Buck Regulator Controller, National Semiconductor, Mar. 2005; 2005 National Semiconductor Corporation, 15 pages.
Jinwen Xiao, et al.; An Ultra-Low-Power Digitally-Controlled Buck Converter IC for Cellular Phone Applications; University of California, Berkeley; IEEE 2004, 9 pages.
Jinwen Xiao, et al.; Architecture and IC Implementation of a Digital VRM Controller, Department of Electrical Engineering and Computer Science, University of California, Berkeley; IEEE 2001, 10 pages.

Affiliated with

Also associated with

Rating

Gain adjust for SAR ADC does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Gain adjust for SAR ADC, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Gain adjust for SAR ADC will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3750736