GaAs MESFET logic circuits including push pull output buffers

Details GaAs MESFET logic circuits including push pull output buffers GaAs MESFET logic circuits including push pull output buffers

1988-11-14

1990-05-01

Hudspeth, David

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307448, 307475, H03K 19017

Patent

active

049221353

ABSTRACT:
The present invention relates to a family of new GaAs MESFET logic circuits including push pull output buffers, which exhibits very strong output driving capability and very low power consumption at fast switching speeds. A 3 way OR/NOR circuit of this invention includes a standard differential amplifier, the first branch of which is controlled by logic input signals. The second branch includes a current switch controlled by a reference voltage. The differential amplifier provides first and second output signals simultaneously and complementary each other. The circuit further includes two push pull output buffers. The first output buffer comprises an active pull up device connected in series with an active pull down device, and the first circuit output signal is available at their common node or at the output terminal. The active pull up device is controlled by a first output signal of the differential amplifier, and the active pull down device is preferably controlled by the second output signal through an intermediate source follower buffer. The second output buffer is of similar structure. The depicted circuit is of the dual phase type. However, if only one phase of the circuit output signal is needed, the output buffer and the intermediate buffer can be eliminated. The number of devices can be even further reduced by eliminating the other remaining intermediate buffer.

REFERENCES:
patent: 4064405 (1977-12-01), Cricchi et al.
patent: 4450371 (1984-05-01), Bismarck
patent: 4467455 (1984-08-01), Sood
patent: 4496856 (1985-01-01), Ransom et al.
patent: 4728821 (1988-03-01), Yang et al.
patent: 4746817 (1988-05-01), Banker et al.
patent: 4827159 (1989-05-01), Naganuma
patent: 4831284 (1989-05-01), Anderson et al.
"A Source Coupled FET Logic--A New Current-Mode Approach to GaAs Logics," by Shin'Ichi Katsu et al., IEEE Transactions on Electron Devices, vol. ED-32, No. 6, Jun. 1985, pp. 1114-1118.
"A CML GaAs 4Kb SRAM," by Kazukio Takahashi et al., 1985 IEEE International Solid-State Circuits Conference, Digest of Techanical Papers, pp. 68-69 (Feb. 13, 1985).
"Low Dissipation Current GaAs Prescaler IC," by K. Hasegawa et al., Electronics Letters, Feb. 27, 1986, vol. 22, No. 5, pp. 251-252.

Affiliated with

Also associated with

Rating

GaAs MESFET logic circuits including push pull output buffers does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with GaAs MESFET logic circuits including push pull output buffers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and GaAs MESFET logic circuits including push pull output buffers will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-832116