Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1985-12-31
1987-11-17
Miller, Stanley D.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307450, 307475, 307581, H03K 19094
Patent
active
047076224
ABSTRACT:
A logic circuit includes an inverter circuit including a first enhancement type field effect transistor having a gate connected to an input, and a first depletion type transistor having a gate and a source which are directly connected to a drain of the first enhancement type field effect transistor. A source follower circuit including a second enhancement type field effect transistor having a gate is connected to a connecting point of the first enhancement type field effect transistor and the first depletion type field effect transistor. A second depletion type field effect transistor having a gate and a source which are directly connected to each other has a drain which is connected to a source of the second enhancement type field effect transistor. A first power source is connected to the drains of the first depletion type field effect transistor and the second enhancement type field effect transistor and a second power source is connected to the sources of the first enhancement type field effect transistor and the second depletion type field effect transistor. An output is formed at the connecting point of the second enhancement type field effect transistor and the second depletion type field effect type transistor.
REFERENCES:
patent: 3699408 (1972-10-01), Shinoda et al.
patent: 3912546 (1975-10-01), Hunsperger et al.
patent: 4038563 (1977-07-01), Zuleeg et al.
patent: 4394589 (1983-07-01), Pham et al.
patent: 4400411 (1983-12-01), Sano et al.
patent: 4438351 (1984-03-01), Schuermeyer
patent: 4445051 (1984-04-01), Elmasry
patent: 4491747 (1985-01-01), Shimizu
patent: 4612560 (1986-09-01), Dortu et al.
Rees et al., "Low-Temperature FET for Low-Power High-Speed Logic", Electronics Letters, Mar. 1977, vol. 13, No. 6, pp. 156-158.
Ikawa et al., "A 1K-Gate GaAs Gate Array", IEEE JSSC, vol. SC-19, No. 5, Oct. 1984, pp. 721-727.
Zuleeg et al., "Femtojoule High-Speed Planar GaAs E-JFET Logic", IEEE TELD, vol. Ed-25, No. 6, pp. 628-639; 6/1978.
Lehovec et al, "Analysis of GaAs FET's for Integrated Logic", IEEE TELD, vol. ED-27, No. 6, Jun. 1980, pp. 1074-1091.
IEEE Journal of Solid-State Circuits, vol. SC-16, No. 5, Oct. 1981, pp. 578-584, IEEE, New York, U.S.; C. D. Hartgring et al.: "Silicon MESFET Digital Circuit Techniques".
IBM Technical Disclosure Bulletin, voll 6, No. 9, Feb. 1964, pp. 91-93, New York, U.S.; L. W. Atwood: "Field Effect Transistor Circuits".
P. T. Greiling and M. Waldner: Future Applications and Limitations for Digital GaAs IC. Technology; pp. 74-87, Microwave Journal, Feb. 1983.
G. Nuzillat et al.: Low pinch-off voltage f.e.t. Logic (l.p.f. 1): l.s.i. orientated logic approach using quasinormally off GaAs m.e.s.f.e.t.s.; pp. 287-296, IEEE, Proc. vol. 127, PtI, No. 5, Oct. 1980.
N. Toyoda, et al.: Capability of GaAs DCFL for High speed Gate Array; pp. 602-605, IEDM 82.
Noboru Masuda et al.: Design of 1.6 K gate GaAs Gate Array; pp. 47-53; the paper of Technical Group, TG, SSD 83-63, IECE Japan.
Hayashi Toshinari
Saito Seiichi
Sato Toshiro
Takao Hisoka
Fujitsu Limited
Hudspeth D. R.
Miller Stanley D.
LandOfFree
GaAs MESFET logic buffers using enhancement and depletion FETs does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with GaAs MESFET logic buffers using enhancement and depletion FETs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and GaAs MESFET logic buffers using enhancement and depletion FETs will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1451688