Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – Passive components in ics
Reexamination Certificate
2001-02-15
2002-12-31
Elms, Richard (Department: 2824)
Active solid-state devices (e.g., transistors, solid-state diode
Integrated circuit structure with electrically isolated...
Passive components in ics
C257S209000, C438S601000
Reexamination Certificate
active
06501150
ABSTRACT:
BACKGROUND OF THE INVENTION
Field of the Invention
The present invention relates to a fuse configuration for a semiconductor apparatus. The fuse configuration contains a semiconductor body, an insulation layer of which at least part is provided on a surface of the semiconductor body, and a metal layer in the form of a web which is disposed on the insulation layer and has a constriction, which forms a fuse, at at least one point.
One preferred field of application for the fuses (melting fuse links) is semiconductor memories. For example, in semiconductor memories, they can activate redundant memory cells when memory cells fail.
Fuses are also suitable for storing information since their state, namely “burnt out” or “not burnt out”, is assessed as “0” or “1”, or vice versa.
When blowing a fuse, which is essential for it to operate, a high current is used which leads to a significant output and loss of energy. The heat produced in the process is dissipated into the semiconductor body via an insulating layer provided between the fuse and the semiconductor body, and can thus lead to the formation of cracks in the semiconductor body. These cracks can adversely affect the operation of adjacent components, or even destroy them.
SUMMARY OF THE INVENTION
It is accordingly an object of the invention to provide a fuse configuration for a semiconductor apparatus which overcomes the above-mentioned disadvantages of the prior art devices of this general type, which is configured such that it is virtually impossible for cracks to be produced when blowing a fuse.
With the foregoing and other objects in view there is provided, in accordance with the invention, a fuse configuration for a semiconductor apparatus. The fuse configuration contains a semiconductor body having a surface and a semiconductor area formed of a porous semiconductor material, an insulation layer, at least a part of the insulation layer is disposed on the surface of the semiconductor body, and a metal layer in a form of a web disposed on the insulation layer. The metal layer has a constriction forming and functioning as a fuse at at least one point. The semiconductor area in the semiconductor body formed of the porous semiconductor material is disposed underneath the constriction and functions as a thermal insulation.
In the case of the fuse configuration of the type mentioned initially, the object is achieved according to the invention in that the semiconductor area in the semiconductor body underneath the constriction provides thermal insulation. In this case, the semiconductor area is preferably formed by a porous semiconductor material. The porous semiconductor material can be formed by implantation and subsequent etching. Boron or some other suitable material (i.e. a p-type dopant) can be used for the implantation. A HF mixture can advantageously be used for etching.
The fuse configuration according to the invention thus preferably has the porous semiconductor material in the area where the fuse is burnt, the porous semiconductor material being produced by implantation and etching from the semiconductor material. The term semiconductor material in this case primarily refers to silicon. However, the invention is not limited to silicon as the semiconductor material. Other semiconductor materials can be used, such as AIII-BV semiconductor materials.
The porous semiconductor material is sufficiently robust for further technological processing which is necessary when producing a memory configuration. However, it provides thermal insulation, which results in a major advantage. Specifically, even a small current surge is sufficient to destroy the fuse, because the thermal insulation provided by the porous semiconductor material results in that only a small energy loss occurs.
“Blowing” of the fuse in this way requires much less energy than the conventional procedure, in which the fuse is disposed on an insulation layer provided on the semiconductor body. In addition, only the porous semiconductor material is destroyed, thus forming a “crumple zone”. This results in that the semiconductor material in the rest of the semiconductor body remains completely intact. In particular, no dangerous cracks that could destroy adjacent components are formed there.
The conversion of the semiconductor material to a porous state also allows self-supporting links to be formed in particular in the insulation layer, over which the fuses are then located.
In the fuse configuration according to the invention, the advantageous interaction of the insulation layer with the crumple zone formed underneath it by the porous semiconductor material is particularly advantageous. The porous semiconductor material increases the thermal insulation underneath the insulation layer so that even a small current surge is sufficient to burn or blow the fuse. Furthermore, only the crumple zone formed by the porous material is adversely affected by this blowing or burning process, so that damage to the rest of the semiconductor body is reliably avoided.
Other features which are considered as characteristic for the invention are set forth in the appended claims.
Although the invention is illustrated and described herein as embodied in a fuse configuration for a semiconductor apparatus, it is nevertheless not intended to be limited to the details shown, since various modifications and structural changes may be made therein without departing from the spirit of the invention and within the scope and range of equivalents of the claims.
The construction and method of operation of the invention, however, together with additional objects and advantages thereof will be best understood from the following description of specific embodiments when read in connection with the accompanying drawings.
REFERENCES:
patent: 4393577 (1983-07-01), Imai
patent: 5156896 (1992-10-01), Katoh et al.
patent: 5389814 (1995-02-01), Srikrishnan et al.
patent: 5421958 (1995-06-01), Fathauer et al.
patent: 5798475 (1998-08-01), Reynes et al.
patent: 5882998 (1999-03-01), Sur et al.
patent: 5970361 (1999-10-01), Kumomi et al.
patent: 6220164 (2001-04-01), Laucht et al.
patent: 3116356 (1982-06-01), None
S. Barret et al., Porous silicon as a material in microsensor technology, Sensors and Actuators A, 33 (1992) 19-24.*
P. Steiner et al., Micromachining applications of porous silicon, Thin Solid Films, 255 (1995) 52-58.
Elms Richard
Greenberg Laurence A.
Infineon - Technologies AG
Locher Ralph E.
Stemer Werner H.
LandOfFree
Fuse configuration for a semiconductor apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fuse configuration for a semiconductor apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fuse configuration for a semiconductor apparatus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2935904