Functional unit switching for the allocation of registers

Details Functional unit switching for the allocation of registers Functional unit switching for the allocation of registers

1997-06-30

1999-11-16

Hafiz, Tariq R.

395390, G06F 945

Patent

active

059872594

ABSTRACT:
A method and apparatus for allocating registers when compiling code is provided. In response to determining there are insufficient registers associated with a first functional unit of a processor to allocate to a region of code, instructions associated with the region designated for execution on a first functional of processor that may be executed by second functional unit are detected. Those instructions generated for execution on the first functional unit are replaced with the instructions executed on the second functional unit.

REFERENCES:
patent: 4571678 (1986-02-01), Chaitin
patent: 4763255 (1988-08-01), Hopkins et al.
patent: 4782444 (1988-11-01), Munshi et al.
patent: 5233691 (1993-08-01), Ando et al.
patent: 5249295 (1993-09-01), Briggs et al.
patent: 5418958 (1995-05-01), Goebel et al.
patent: 5481706 (1996-01-01), Peek
patent: 5590329 (1996-12-01), Goodnow, II et al.
patent: 5651125 (1997-07-01), Witt et al.
patent: 5664136 (1997-09-01), Witt et al.
patent: 5854929 (1998-12-01), Van Praet et al.
Weaver, David L et al., "The SPARC Architecture Manual", Prentice Hall, (1994) Version 9, pp. 294-298.
Aho, Alfred V. et al., "Intermediate Code Generation", Compilers Principles, Techniques and Tools, Chapter 8, Addison-Wesley, (1988) pp. 463-512.
Chin et al., "Register Allocation for GaAs Computer Systems", Proc. of the Twenty-First Ann. Hawaii Int'l Conf. on System Sciences, pp. 266-274, 1988.
Lai et al., "Estimating Register Cost Using Spots", TENCO 92 IEEE Region 10 Int'l Conference, pp. 101-105 vol. 1, 1992.
Foster III et al., "An Empirical Investigation of the Hafia Register Allocation Technique in the GNU C Compiler", Proc. IEEE, Southeastcon '92 , pp. 776-779 vol. 2, 1992.
Mahlke et al., "Compiler Code Transformations for Superscalar-based High Performance Systems", Supercomputing '92, pp. 808-817, 1992.
Meleis et al., "Optimal Local Register Allocation for a Multiple-Issue Machine", Proc. of ACM ICS '94, pp. 107-116, 1994.
Boquist, "Interprocedural Register Allocation for Lazy Functional Languages", Proc. of 7th Int. Conf. FPCA '95, pp. 270-281, 1995.
Norris et al. "An Experimental Study of Several Cooperative Register Allocation and Instruction Scheduling Strategies", Proc. of the 28.sup.th Ann. Int'l Symp. on Micro Architecture, 1995.
Koseki et al., "A Register Allocation Technique Using Register Existence Graph", Proc. of the Int'l Conf. on Parallel Processing, pp. 404-411, 1997 .

Affiliated with

Also associated with

Rating

Functional unit switching for the allocation of registers does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Functional unit switching for the allocation of registers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Functional unit switching for the allocation of registers will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1335631