Functional MOS transistor with gate-level weighted sum and thres

Miscellaneous active electrical nonlinear devices – circuits – and – Specific input to output function – Combining of plural signals

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

327408, 327566, 326 36, G06G 742, H03K 1762

Patent

active

054444110

ABSTRACT:
A threshold circuit that uses capacitors to form a weighted sum of its inputs uses a two stage capacitor structure. The two stages form a compact structure that increases the number of input signals that can be handled and increases the flexibility in assigning the weights to the input signals. Capacitor electrodes for the input signals are arranged in two sets and the electrodes of each set are electrostatically coupled to first and second electrodes. Third and fourth electrodes, which extend from the first and second electrodes respectively, are electrostatically coupled to a unitary structure of fifth and sixth electrodes where their voltages are summed. The fifth and sixth electrodes are conductively connected to the gate of an FET threshold circuit that responds to the weighted and summed input signals.

REFERENCES:
patent: 4734751 (1988-03-01), Hwang et al.
patent: 4988891 (1991-01-01), Moshiko
patent: 5028810 (1991-07-01), Castro et al.
patent: 5148514 (1992-09-01), Arima et al.
patent: 5293457 (1994-03-01), Arima et al.
patent: 5350953 (1994-09-01), Swenson et al.
Tadashi Shibata +Tadahiro Ohmi, in IEEE Transactions on Electron Devices, vol. 39, No. 6, Jun. 1992.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Functional MOS transistor with gate-level weighted sum and thres does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Functional MOS transistor with gate-level weighted sum and thres, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Functional MOS transistor with gate-level weighted sum and thres will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2144792

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.