Boots – shoes – and leggings
Patent
1990-12-07
1993-07-06
Atkinson, Charles E.
Boots, shoes, and leggings
364269, 3642691, 3642707, 371 36, 371 683, G06F 1100
Patent
active
052261522
ABSTRACT:
N redundant processors operating in functional lockstep synchronization for maintaining system integrity. Comparison and synchronization logic are connected between N processors in redundant configuration and peripheral devices. The comparison and synchronization logic act to insure that the redundant processors are performing the same read/write operations. Calculation or processing not requiring access to peripherals may take place in an asynchronous manner. Processors are halted from performing further operations until all appropriate read or write operations are synchronized. The processors are then allowed to proceed. An overall watchdog timer provides for detecting an error condition for non-responsive or lead responding processors.
REFERENCES:
patent: 3681578 (1972-08-01), Stevens
patent: 3810119 (1974-05-01), Zieve et al.
patent: 4517673 (1985-05-01), Brown et al.
patent: 4616312 (1986-10-01), Uebel
patent: 4907232 (1990-03-01), Harper et al.
patent: 4937741 (1990-06-01), Harper et al.
patent: 4945486 (1990-07-01), Nitschke et al.
Klug Keith M.
Tugenberg Steven R.
Atkinson Charles E.
Bogacz Frank J.
Motorola Inc.
LandOfFree
Functional lockstep arrangement for redundant processors does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Functional lockstep arrangement for redundant processors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Functional lockstep arrangement for redundant processors will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1696585