Functional cache memory chip architecture for improved cache acc

Details Functional cache memory chip architecture for improved cache acc Functional cache memory chip architecture for improved cache acc

1988-02-22

1990-02-27

Shaw, Gareth D.

Boots, shoes, and leggings

364964964.2, 3649278, G06F 1200, G06F 1300

Patent

active

049051881

ABSTRACT:
An on-chip VLSI cache architecture including a single-port, last-select, cache array organized as an n-way set-associative cache (having n congruence classes) including a plurality of functionally integrated units on-chip in addition to the cache array and including a normal read/write CPU access function which provides an architectural organization for allowing the chip to be used in (1) a fast, "late-select" operation which may be provided with any desired degree of set-associativity while achieving an effective one-cycle write operation, and (2) a cache reload function which provides a highly parallel store-back and reload operation to substantially reduce the reload time, particularly for a store-in cache organization. The cache chip organization and architecture provide a late-select cache having a nearly transparent, multiple word reload by incorporating a Cache-Reload Buffer, a store-back buffer and a load-through function all included on the cache array chip for reloading, and a delayed write-enable for achieving an effective one-cycle write operation. Two separate decoder functions are integrated on the chip, one for cache access for normal read/write operations to and from the CPU and one for cache reload which also provides interim access to data which has been transferred out of main memory to the chip but not yet reloaded into the cache array. These two decoders provide for different accessing modes as required of the CPU or main memory operations.

REFERENCES:
patent: 4156906 (1979-05-01), Ryan
patent: 4437149 (1984-03-01), Pomerene et al.
patent: 4489378 (1984-12-01), Dixon et al.
patent: 4490782 (1984-12-01), Dixon et al.
patent: 4577293 (1986-03-01), Matick et al.
patent: 4797813 (1989-01-01), Igarashi
patent: 4811208 (1989-03-01), Myers et al.

Affiliated with

Also associated with

Rating

Functional cache memory chip architecture for improved cache acc does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Functional cache memory chip architecture for improved cache acc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Functional cache memory chip architecture for improved cache acc will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-178779