Boots – shoes – and leggings
Patent
1983-11-16
1987-11-03
Williams, Jr., Archie E.
Boots, shoes, and leggings
364300, G06F 900, G06F 1300
Patent
active
047046783
ABSTRACT:
A programmable, high speed, single chip microcomputer includes 4K of RAM, ROM, registers and an ALU. Program can be stored in the on-chip RAM. The first local variable of each process to be executed is a workspace pointer (WPTR), and each process has a respective workspace identified by its WPTR. For each process, addressing of other variables is relative to the current WPTR, which is stored in a workspace pointer register (WPTR REG). Instructions are constant bit size, having a function portion and a data portion loaded, respectively, into an instruction buffer (IB) and an operand register (OREGTR). Memory address locations are formed by combining the contents of the workspace pointer register and the operand register, or the contents of the A Register and the operand register. A set of "direct functions" obtains data from OREG. "Indirect functions" use the OREG contents to identify other functions, obtaining data from registers other than the operand register. A "prefixing" function (PFIX) develops operands having long bit lengths. Scheduling and descheduling of processes are achieved by forming a linked list within the several workspaces for the active processes. Each workspace identifies the workspace pointer of the next process to be executed. Each workspace contains in memory the identification of the next instruction to be executed for that respective process. A "last pointer" register (LPTR REG.) cooperates in the scheduling operations. Each microcomputer chip can be coupled serially to other such chips on a respective pair of only two wires, each a unidirectional channel. Each channel also has two registers, one for process identification and one for data, Communications are synchronized.
REFERENCES:
patent: 3657705 (1972-04-01), Mekota, Jr. et al.
patent: 3766532 (1973-10-01), Liebel, Jr.
patent: 4025904 (1977-05-01), Adney et al.
patent: 4034345 (1977-07-01), Deis
patent: 4047247 (1977-09-01), Stanley et al.
patent: 4084228 (1978-04-01), Dufond et al.
patent: 4103329 (1978-07-01), Davis et al.
patent: 4109310 (1978-08-01), England et al.
patent: 4258419 (1981-03-01), Blahut et al.
patent: 4434462 (1984-02-01), Guttag et al.
patent: 4482950 (1984-11-01), Dshkunian et al.
patent: 4494187 (1985-01-01), Simpson
patent: 4495563 (1985-01-01), McDonough
patent: 4532587 (1985-07-01), Roskell et al.
"BCPL, The Language and its Compiler", by M. Richards and C. Whitey-Strevens, Cambridge University Press, 1980.
Treleaven, "VLSI Processor Architectures," Computer, pp. 33-45, (Jun. 1982).
Browning & Seitz, "Communication in a Tree Machine," Caltech Conference on VLSI, (1981), pp. 510-526.
Schnabel, "Microprogrammed Byte Moves with Word Offset," IBM Technical Disclosure Bulletin, vol. 8, No. 4, (Sep. 1965), pp. 549-552.
Dirac, "Control Word Expansion," IBM Technical Disclosure Bulletin, vol. 3, No. 7, (Dec. 1960), p. 23.
Taylor, "A Method of Increasing the Number of Orders in a Digital Computer," IRE Transaction on Electronic Computers, vol. EC-11, No. 3, (Jun. 1962), p. 416.
Smith, "Multi-Function Single Chip Microcomputers," Electro/80 Conference Record, May 13-15, 1980, vol. 5, pp. 1-110.
"Chapter 8--The Zilog Z8," Osborne 4 and 8-Bit Microprocessor Handbook, (1981), pp. 8-1 to 8-56.
"Chapter 6--The 8048 Microcomputer Devices," Osborne 4 and 8-Bit Microprocessor Handbook, pp. 6-1 to 6-40, (1981).
"Chapter 16: Overview of the Intel iAPX 432 Microprocessor" and Chapter 17: iAPX 432GDP Architecture, Advances in Computer Architecture (2nd Edition), pp. 335-389, (1982).
"Chapter 5--The DEC PDP-8," Computer Structures: Readings and Examples, pp. 120-140, (1971).
"Chapter 28: Microprogramming and the Design of the Control Circuits in an Electronic Digital Computer," Computer Structures: Readings and Examples, pp. 335-340, (1971).
"Chapter 13--IBM6100 Microcomputer Devices," Osborne 4 and 8-Bit Microprocessor Handbook, pp. 13-1 to 13-46, (1981).
Inmos Limited
Manzo Edward D.
Niessen William G.
Williams Jr. Archie E.
LandOfFree
Function set for a microcomputer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Function set for a microcomputer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Function set for a microcomputer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1676972