Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2006-07-11
2006-07-11
Lam, David (Department: 2827)
Static information storage and retrieval
Floating gate
Particular biasing
C365S185180, C365S185010
Reexamination Certificate
active
07075827
ABSTRACT:
A function reconfigurable semiconductor device is provided. The function reconfigurable semiconductor device includes a plurality of function cells, each of the function cells being a basic unit which realizes a function; each of the function cells including a plurality of threshold elements; each of the threshold elements including means which stores a threshold value; and wherein a function which is realized by the function cell is determined by determining the threshold value in each of the threshold elements. In addition, the semiconductor device includes a nonvolatile memory which stores data for realizing the function in the function cells.
REFERENCES:
patent: 4873661 (1989-10-01), Tsividis
patent: 5256911 (1993-10-01), Holler et al.
patent: 5305250 (1994-04-01), Salam et al.
patent: 5343555 (1994-08-01), Yayla et al.
patent: 5901085 (1999-05-01), Kramer et al.
patent: 5990709 (1999-11-01), Thewes et al.
patent: 6009015 (1999-12-01), Sugiyama
patent: 0 566 739 (1993-10-01), None
patent: 0 685 807 (1995-12-01), None
patent: 1 014 274 (2000-06-01), None
patent: 6-77427 (1994-03-01), None
patent: 7-161942 (1995-06-01), None
patent: 11-194924 (1999-07-01), None
patent: WO 99/66419 (1999-12-01), None
Czezowski, Peter J. et al. “Fuzzy Neurons: A Coarse-Grained Reconfigurable Element for Computational Intelligence”; Electrical and Computer Engineering, 1999 IEEE Canadian Conference on Edmonton, Alta., Canada May 9-12, 1999, Piscataway, NJ, USA, IEEE, US, May 9, 1999, pp. 1074-1080.
Horio, Y. et al. “Switched-Capacitor Chaotic Neuron for Chaotic Neural Networks”; Proceedings of the International Symposium on Circuits and Systems. (ISCS). Chicago, May 3-6, 1993, New York, IEEE, US, vol. 2, May 3, 1993, pp. 1018-1021.
Shibata, Tadashi et al. “FA 15.3: Real-Time Reconfiguration Logic Circuits Using Neuron MOS Transistors”; IEEE International Solid State Circuits Conference, IEEE Inc. New York, US, vol. 36, Feb. 1993, pp. 238-239, 295.
Hiroshi Sawada, et al., “Consideration for a Reconfigurable Logic Device using Neuron MOS Transistor”, Technical Report of IEICE. CPSY99-89, pp. 41-48, Nov. 27, 1999.
Kazuo Aoyama,et al., “A Design Method for a Circuit with Neuron MOS Function”, Technical Report of IEICE. CPSY99-90, pp. 49-56, Nov. 27, 1999.
Kazuo Aoyama, et al., “A Method for Designing a Circuit wit Neuron MOS Transistors Realizing any Logic Function”, The 13th Workshop on Circuits and Systems in Karuizawa, pp. 113-118, Apr. 24-25, 2000.
Kazuo Aoyama, et al., “A Design of a Circuit with Neuron MOS Transistors Realizing Any Symmetric Function”, proceedings of the 2000 IEICE General Conference, pp. 855 Mar. 31, 2000.
Kazuo Aoyama, et al., “A Threshold Logic Based Reconfigur-able Logic Element with a New Programming Technology”, 10th International Conference, FPL 2000, pp. 665-674, Aug. 2000.
Tadashi Shibata, et al., “A Functional MDS Transistor Featuring Gate-Level Weighted Sum and Threshold Operations”, IEEE Transactions on Electron Devices, vol. 39, No. 6, pp. 1444-1455, Jun. 1992.
Tadashi Shibata, et al., “Real Time Reconfigurable Logic Circuits Using Neuron MOS Transistors”, International Solid -State Circuits Conference, 1993.
S.D. Brown, et al., “Field-Programmable Gate Arrays”, Kluwer Academic Publishers.
Kotani, K., et al. “Neuron-MOS binary-logic circuits featuring dramatic reduction in transistor count and interconnections” Electron Devices Meeting, 1992. Technical Digest., International San Francisco, CA, USA Dec. 13-16, 1992, New York, NY, USA, IEEE, US, Dec. 13, 1992, pp. 431-434.
Tadashi, Shibata, et al. “Neuron MOS Voltage-Mode Circuit Technology for Multiple-Valued Logic” IEICE Transactions on Electronics, Institute of Electronics Information and Comm. Eng. Tokyo, JP, vol. E76-C, No. 3, Mar. 1, 1993, pp. 347-356.
Aoyama Kazuo
Nagoya Akira
Nakajima Kazuo
Sawada Hiroshi
Shibata Tadashi
Kenyon & Kenyon
Lam David
Nippon Telegraph and Telephone Corporation
LandOfFree
Function reconfigurable semiconductor device and integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Function reconfigurable semiconductor device and integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Function reconfigurable semiconductor device and integrated... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3597668