Fully testable DCVS circuits with single-track global wiring

Details Fully testable DCVS circuits with single-track global wiring Fully testable DCVS circuits with single-track global wiring

1991-06-05

1994-03-29

Cosimano, Edward R.

Boots, shoes, and leggings

371 223, 371 225, G06F 1520

Patent

active

052991369

ABSTRACT:
Groups of DCVS (Differential Cascode Voltage Switch) circuits are interconnected by single-track data transfer connections. Each group contains one or more DCVS tree circuits, through which data signals propagate only on dual-track connections. In each group, at least one DCVS tree circuit is configured as an input boundary tree, and at least one tree circuit is configured as an output boundary tree. All data inputs externally applied to a group, are transferred only through input boundary trees of the group, and all data outputs transferred out of a group leave the group only through output boundary trees of the group. If a group has only a single tree, that tree serves as input and output boundary tree of the group. Each input boundary tree of each group has one or more associated primary shift register latch (SRL) circuits through which all external data inputs to that tree are transferred. Such external data inputs are received through the single-track connections mentioned above. The primary SRL circuits are also used to present predeterminable test data inputs to respective trees, and to collect primary test data outputs representing signals received through the single-track connections. In such usage, the SRL circuits are connected as a scannable shift register. Each output boundary tree has an exclusive-OR (XOR) circuit for indicating if the respective tree is in a legal or illegal state. The XOR circuits connect to secondary scannable SRL circuits for external presentation of illegal state indication. The primary test data outputs together with the externally presented illegal state indications form a basis for detecting and locating any faulty state in any group.

REFERENCES:
patent: 4535467 (1985-08-01), Davis et al.
patent: 4570084 (1986-02-01), Griffin et al.
patent: 4608649 (1986-08-01), Davis et al.
patent: 4656417 (1987-04-01), Kirkpatrick et al.
patent: 4686392 (1987-08-01), Lo
patent: 4698830 (1987-10-01), Barzilai et al.
patent: 4727313 (1988-02-01), Barzilai et al.
patent: 4742471 (1988-05-01), Yoffa et al.
patent: 4942316 (1990-07-01), Beranger et al.
patent: 5075574 (1991-12-01), Boudon
E. Eichelberger, "A Logic Design Structure for LSI Testability", The Proceedings of the 14th Design Automation Conference (IEEE), 1977, pp. 206-215.
T. W. Williams et al., "Design for Testability-A Survey", IEEE Trans. on Computers, vol. C-31, No. 1, Jan 1982, pp. 1-15.
S. K. Jain et al., "Test Generation for MOS Circuits Using D-Algorithm", The Proceedings of the 20th Design Automation Conference (IEEE), 1983, pp. 298-304.
H. Fujiwara et al., "On the Acceleration of Test Generation Algorithms", Trans. on Computers, vol. C-32, No. 12, Dec. 1983, pp. 1137-1144.
J. B. Hickson et al., "Testing Scheme for Differential Cascode Voltage Switch Circuits", IBM Technical Disclosure Bulletin, vol. 27, No. 10B, Mar. 1985, pp. 6148-6152.
R. Wei et al., "New Front-End and Line Justification Algorithm for Automatic Test Generation", 1986 International Test Conference (IEEE), 1986, pp. 121-128.
M. H. Schultz et al., "SOCRATES: A Highly Efficient Automatic Test Pattern Generation System", 1987 International Test Conference (IEEE), 1987, pp. 1016-1026.
N. K. Jha, "Testing for Multiple Faults in Domino-CMOS Logic Circuits", IEEE Trans. on Computer-Aided Design, vol. 7, No. 1, Jan. 1988, pp. 109-116.
J. D. Calhoun et al., "A Framework and Method for Hierarchial Test Generation", 1989 International Test Conference (IEEE), 1989, pp. 480-490.

Affiliated with

Also associated with

Rating

Fully testable DCVS circuits with single-track global wiring does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fully testable DCVS circuits with single-track global wiring, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fully testable DCVS circuits with single-track global wiring will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-797611