Fully static CMOS cascode voltage switch logic systems

Details Fully static CMOS cascode voltage switch logic systems Fully static CMOS cascode voltage switch logic systems

1989-02-22

1990-06-19

Miller, Stanley D.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307449, 307451, 307455, 307463, H03K 1716, H03K 19094

Patent

active

049356461

ABSTRACT:
A static, single-ended cascode voltage switch logic system arranged in a tree with multiple levels. Each level of each branch of the tree is comprised of a complementary pair. The invention is preferrably implemented in CMOS, so that each complementary pair consists of a p-type and an n-type transistor, the p-type FET connected at its source to a high voltage reference and at its drain to the drain of the n-type FET. The source of the n-type FET is connected to the common drain connections of the next lower-level complementary pair, or to a low voltage reference. The approach eliminates the need for passive loads, clocked loads or complementary signals, since each node is actively held high or low.

REFERENCES:
patent: 4570084 (1986-02-01), Griffin et al.
patent: 4615010 (1986-09-01), Davis et al.
patent: 4638482 (1987-01-01), Griffin et al.
patent: 4656417 (1987-04-01), Kirkpatrick et al.
patent: 4698830 (1987-10-01), Barzilai et al.
patent: 4714895 (1987-12-01), Nicollini et al.
patent: 4727313 (1988-02-01), Barazilai et al.
patent: 4742471 (1988-05-01), Yoffa et al.
IBM Technical Disclosure Bulletin to Chu, et al., vol. 28, No. 6, Nov. 1985, pp. 2576-2577.
IBM Technical Disclosure Bulletin to Griffin, et al., vol. 27, No. 11, Apr. 1985, pp. 6529-6530.
IBM Technical Disclosure Bulletin to Miersch, et al., vol. 27, No. 11, Apr. 1985, pp. 6789-6790.
IBM Technical Disclosure Bulletin to Craig, et al., vol. 27, No. 1B, Jun. 1984, pp. 667-668.
IBM Technical Disclosure Bulletin to Erdelyi, et al., vol. 27, No. 1B, Jun. 1984, pp. 674-675; No. 7A Dec. 1984, pp. 3791-3793.
IBM Technical Disclosure Bulletin to Miersch, et al., vol. 27, No. 10B, Mar. 1985, p. 6017.

Affiliated with

Also associated with

Rating

Fully static CMOS cascode voltage switch logic systems does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fully static CMOS cascode voltage switch logic systems, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fully static CMOS cascode voltage switch logic systems will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2262119