Fishing – trapping – and vermin destroying
Patent
1991-10-10
1993-02-02
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437 24, 437187, 437195, 437245, 148DIG50, 427437, 427304, 427305, H04L 2102
Patent
active
051837951
ABSTRACT:
A planar interconnect using selective, electroless deposition of a metal such as copper into interconnect channels is disclosed. A first dielectric layer is deposited on the surface of a substrate, such as an integrated circuit wafer. Thereafter, a second dielectric layer is formed on the first dielectric layer. Then a photoresist layer is spun on the top surface of the second dielectric layer. Channels are formed in the dielectric layers by patterning and etching the composite dielectric layers. Silicon atoms are implanted in the bottom of the interconnect channels and then the metal layer is selectively, electrolessly deposited to fill the channels in the first dielectric film, thus forming a level of interconnect. This process is repeated to form subsequent levels of interconnect.
REFERENCES:
patent: 4088799 (1978-05-01), Kurtin
patent: 4339305 (1982-07-01), Jones
patent: 4448804 (1984-05-01), Amelio et al.
patent: 4574095 (1986-03-01), Baum et al.
patent: 4639380 (1987-01-01), Amelio et al.
patent: 4692349 (1987-09-01), Georgiou et al.
patent: 4746621 (1988-05-01), Thomas et al.
patent: 4814285 (1989-03-01), Matlock et al.
patent: 4822633 (1989-04-01), Inoue
patent: 4832988 (1989-05-01), Bogenschiitz et al.
patent: 4832989 (1989-05-01), Giesecke et al.
patent: 4843034 (1989-06-01), Herndon et al.
patent: 4954214 (1990-09-01), Ho
Vossen; "Thin Film Process"; 1978; pp. 3-7 and pp. 11-19.
Ghandhi, "VLSI Fabrication/Principles"; 1983; pp. 348-352 and pp. 437-439.
"Selective Electroless Deposition for Via Filling", by P. L. Pai, M. Paunovic, A. T. Wu, G. Chiu, D. Carl, J. Cho, S. Kuo, C. H. Ting; 1988 Proceedings Fifth International IEEE VLSI Multilevel Interconnection Conference.
"Thin Film Processes", Vossen et al., 1978, pp. 209-221.
Pai Pei-Lin
Ting Chiu H.
Dang Trung
Hearn Brian E.
Intel Corporation
LandOfFree
Fully planar metalization process does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fully planar metalization process, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fully planar metalization process will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-6891