Fully integrated tuner circuit architecture for a television...

Details Fully integrated tuner circuit architecture for a television... Fully integrated tuner circuit architecture for a television...

2004-10-28

2008-11-11

Lee, M. (Department: 2622)

Television

Receiver circuitry

C348S726000, C455S314000, C455S189100

Reexamination Certificate

active

07450185

ABSTRACT:
A television tuner system includes a low noise amplifier (LNA) for receiving and amplifying television signals, a quadrature mixer coupled to receive the amplified television signals and generate first intermediate frequency (IF1) quadrature signals, a complex mixer coupled to receive the IF1quadrature signals and generate second intermediate frequency (IF2) quadrature signals, a polyphase filter coupled to receive the IF2quadrature signals and generate IF2real signals, a channel select filter (CSF) coupled to receive the IF2real signals and select signals within a desired channel, and an IF variable-gain amplifier (VGA) for amplifying the signals within the desired channel selected by the CSF.

REFERENCES:
patent: 6177964 (2001-01-01), Birleson et al.
patent: 6282413 (2001-08-01), Baltus
patent: 6377315 (2002-04-01), Carr et al.
patent: 6417737 (2002-07-01), Moloudi et al.
patent: 7251298 (2007-07-01), Hietala et al.
patent: 2004/0125240 (2004-07-01), Stikvoort et al.

Affiliated with

Also associated with

Rating

Fully integrated tuner circuit architecture for a television... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fully integrated tuner circuit architecture for a television..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fully integrated tuner circuit architecture for a television... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4027680