Telecommunications – Receiver or analog modulated signal frequency converter – Noise or interference elimination
Reexamination Certificate
2005-05-10
2005-05-10
Vuong, Quochien B. (Department: 2685)
Telecommunications
Receiver or analog modulated signal frequency converter
Noise or interference elimination
C455S063100, C455S067130, C455S323000, C375S346000
Reexamination Certificate
active
06892060
ABSTRACT:
A feedback image rejection downconversion system is described, which can be used in low IF receivers with good performance and completely integrated. In the forward path of the system, quadrature mixers and complex filters are used for frequency downconversion and separation of the RF signal from the image signal. In the feedback path, a correlator, a gain mismatch estimator and two VGAs have been used to detect, estimate and compensate the amplitude and phase mismatch between the forward I and Q path signals. The whole system is self-tuned and can operate in both closed and open loop mode. A very high and robust image rejection ratio (over 60 dB) has been achieved.
REFERENCES:
patent: 4696055 (1987-09-01), Marshall
patent: 5140198 (1992-08-01), Atherly et al.
patent: 5852772 (1998-12-01), Lampe et al.
patent: 5870670 (1999-02-01), Ripley et al.
patent: 5937341 (1999-08-01), Suominen
patent: 5974306 (1999-10-01), Hornak et al.
patent: 6127962 (2000-10-01), Martinson
patent: 6137999 (2000-10-01), Lovelace et al.
patent: 6226509 (2001-05-01), Mole et al.
patent: 6278870 (2001-08-01), Davie et al.
patent: 6304751 (2001-10-01), King
patent: 6560449 (2003-05-01), Liu
patent: 6785529 (2004-08-01), Ciccarelli et al.
Thomas H. Lee,The Design of CMOS Radio-Frequency Integrated Circuits, Published by Cambridge University Press, NY, 1998, pp. 556-561.
J.Crols et al., “CMOS Wireless Tranceivar Design,” Kluwar Academic Publishers 1997, pp. 52-62.
B. Razavi, RF Microelectronics, NJ: Prentice Hall, 1998, Chapter, 5, pp. 134-139.
Hsiao et al., “A Parallel Structure for CMOS Four-Quadrant Analog Multipliers, and Its Application to a 2-GHz RF Down-conversion Mixer, ” IEEE Journal of Solid-State Circuits, vol. 33,No. 6, Jun. 1998, pp. 859-869.
Bult et al., “A CMOS Four-Quadrant Analog Multiplier,” IEEE Journal of Solid-State Circuits, vol. sc-21, No. 3, Jun. 1986, pp. 430-435.
Gregorian et al., Analog MOS Integrated Circuits for Signal Processing, NJ: John Wiley and Sons, 1986, pp. 424-433.
Johns et al., Analog Integrated Circuit Design, NJ: John Wiley and Sons, 1997, pp. 342-349 and 366-369.
Crols et al., “A Single-Chip 900 MHz CMOS Reciever Front-End with a High Performance Low-IF Topology,” IEEE Journal of Solid-State Circuits, vol. 30, No. 12, Dec. 1995, pp. 1483-1492.
Crols et al., “Low-IF Topologies for High-Performance Analog Front Ends of Fully Integrated Receivers,” IEEE Trans, on Circuits and Systems-II : Analog and Digital Signal Processing, vol. 45, No. 3, Mar. 1998, pp. 269-282.
Behbahani; et al., “A 2.4-GHz Low-IF Receiver for Wideband WLAN in 0.6μM CMOS-Architecture and Front-End,” IEEE Jrnl. of Solid-State Circuits, vol. 35, No. 12, Dec. 2000, pp. 1908-1915.
Rudell et al., “A 1.9 GHz Wide-Band IF Double Conversion CMOS Receiver for Cordless Telephone Applications,” IEEE Journal of Solid-State Circuits, vol. 12, Dec. 1997, pp. 2071-2088.
Chum et al., “On the Architecture and Performance of a Hybrid Image Rejection Reciever,” IEEE Journal on Selected Areas in Communications, vol. 19, No. 6, Jun. 2001, pp. 1029-1040.
Li Yu et al., “A Novel Adaptive Mismatch Cancellation System for Quadrature IF Radio Receivers,” IEEE Trans. on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 46, No. 6, Jun. 1999, pp. 789-801.
Valkama et al., “Advanced DSP for I/Q Imbalance Compensation in a Low-IF Receiver,” 2000 IEEE Int'l Conf. on Communications, vol. 2, pp. 768-772.
Valkama et al., “Advanced Methods for I/Q Imbalance Compensation in Communication Receivers,” IEEE Trans. on Signal Processing, vol. 49, No. 10, Oct. 2001.
Ackerman Stephen B.
Institute of Microelectronics
Saile George O.
Vuong Quochien B.
LandOfFree
Fully integrated self-tuned image rejection downconversion... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fully integrated self-tuned image rejection downconversion..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fully integrated self-tuned image rejection downconversion... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3457917