Fully integrated cache architecture

Static information storage and retrieval – Addressing – Particular decoder or driver circuit

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

365 51, 365 63, G11C 700

Patent

active

057176485

ABSTRACT:
An integrated cache architecture that has low power consumption, high noise immunity, and full support of an integrated validity/LRU cache write mode. The cache stores TAG, index and LRU information directly on a master word line, and cache line data on local word lines. The access information is made available early in the cycle, allowing the cache to disable local word lines that are not needed. By laying out the master and local word lines in a metal layer that substantially renders the stored data immune to overlaying noise sources, high frequency interconnections can be made over the cache without disturbing the stored data. The cache includes circuitry for efficiently updating the stored LRU information, such that a combined data validity/full LRU cache update protocol is supported.

REFERENCES:
patent: 4596000 (1986-06-01), Wiedmann
patent: 4714990 (1987-12-01), Desyllas et al.
patent: 4747083 (1988-05-01), Nakajima et al.
patent: 4811209 (1989-03-01), Rubinstein
patent: 4910656 (1990-03-01), Scales, III et al.
patent: 4914582 (1990-04-01), Bryg et al.
patent: 5014240 (1991-05-01), Suzuki
patent: 5019971 (1991-05-01), Lefsky et al.
patent: 5060136 (1991-10-01), Furney et al.
patent: 5113510 (1992-05-01), Hillis
patent: 5155824 (1992-10-01), Edenfield et al.
patent: 5175833 (1992-12-01), Yarkoni et al.
patent: 5282175 (1994-01-01), Fujita et al.
IEEE Journal of Solid-State Circuits, vol. 26, No. 11, Nov. 1991, New York US pp. 1586-1592 Kobayaski et al. `A 0.5-w 64 kilobyte snoopy cache memory with pseudo two-port operation`.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Fully integrated cache architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fully integrated cache architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fully integrated cache architecture will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2083055

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.